Nitro USB FPGA core
☆86Feb 28, 2026Updated this week
Alternatives and similar repositories for no2usb
Users that are interested in no2usb are comparing it to the libraries listed below
Sorting:
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated last month
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆28Mar 11, 2024Updated last year
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆112Aug 30, 2023Updated 2 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- Nitro E1 FPGA core☆13Apr 30, 2024Updated last year
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Nov 14, 2025Updated 3 months ago
- An open source USB bootloader for FPGAs☆395Sep 15, 2023Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated last week
- A scalable MachineForth for PCs, MCUs and FPGAs.☆14Aug 23, 2020Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆17Aug 21, 2023Updated 2 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆87May 15, 2021Updated 4 years ago
- ☆63Jul 21, 2020Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Filelist generator☆20Feb 3, 2026Updated last month
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆65Updated this week
- FPGA USB stack written in LiteX☆132Jun 5, 2022Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year