Nitro USB FPGA core
☆86Mar 1, 2026Updated 3 weeks ago
Alternatives and similar repositories for no2usb
Users that are interested in no2usb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated last month
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆28Mar 11, 2024Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆60Nov 14, 2025Updated 4 months ago
- An open source USB bootloader for FPGAs☆397Sep 15, 2023Updated 2 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- FPGA USB stack written in LiteX☆133Jun 5, 2022Updated 3 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- CoreScore☆172Nov 14, 2025Updated 4 months ago
- A scalable MachineForth for PCs, MCUs and FPGAs.☆14Aug 23, 2020Updated 5 years ago
- Nitro E1 FPGA core☆13Apr 30, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆112Aug 30, 2023Updated 2 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- Basic USB-CDC device core (Verilog)☆88May 15, 2021Updated 4 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 8 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- FPGA core for ISO7816 smart card communication☆13Apr 28, 2022Updated 3 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 5 months ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 8 months ago