Reindeer Soft CPU for Step CYC10 FPGA board
☆27Dec 2, 2020Updated 5 years ago
Alternatives and similar repositories for Reindeer_Step
Users that are interested in Reindeer_Step are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PulseRain RISC-V board manager package for Arduino IDE☆13Mar 15, 2022Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆130Aug 28, 2019Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 5 years ago
- 在嵌入式软件开发当中，常常第一步就是设计整个系统的架构。有基于OS的，也有裸机的。我们先拿裸机说事儿，我想很多人在做单片机的裸机开发（甚至基于OS）时脑海里根本没有设计架构的想法，从来都是while（1）循环到底，能写点状态机已经算是基础扎实的人物了。那么问题来了，whil…☆13Nov 25, 2019Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 6 years ago
- ☆13Jun 9, 2023Updated 3 years ago
- asr6501 SDK 适配lorawan 发起人：张俊☆10Jan 14, 2021Updated 5 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Machine Learning with TensorFlow 1.x, published by Packt☆14Mar 2, 2026Updated 4 months ago
- Design for using Ethernet on the ZCU102 development board☆16Dec 18, 2019Updated 6 years ago
- ☆13Sep 24, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- ☆14Jun 30, 2024Updated 2 years ago
- 用来查询人体经络穴位的微信小程序经络（jingluo）穴位（xuewei）☆25Jan 11, 2023Updated 3 years ago
- Docs of Maixduino☆13Jul 16, 2020Updated 5 years ago
- Smart On-Chip Debugger☆23Jun 14, 2023Updated 3 years ago
- Advanced IDE for developing MicroPython app with ESP8266 board☆12Mar 15, 2017Updated 9 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- 基于RT-Thread Studio快速完成的桌面mini时钟项目☆13Feb 21, 2020Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆116Mar 24, 2021Updated 5 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 6 years ago
- Webpage for https://github.com/floooh/v6502r☆11Jun 10, 2026Updated 3 weeks ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- StudyLive是anyRTC开发的示例项目，演示了如何通过anyRTC云服务，配合anyRTC RTC SDK、anyRTC RTM SDK、anyRTC播放插件，实现在线自习室的场景。☆17Aug 12, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago
- ☆12Dec 8, 2017Updated 8 years ago
- emulator for ARM☆11Jun 14, 2019Updated 7 years ago
- MicroPython on FPGA☆13Jul 11, 2016Updated 9 years ago
- ☆40Aug 13, 2020Updated 5 years ago