PulseRain / Reindeer_StepLinks
Reindeer Soft CPU for Step CYC10 FPGA board
☆27Updated 4 years ago
Alternatives and similar repositories for Reindeer_Step
Users that are interested in Reindeer_Step are comparing it to the libraries listed below
Sorting:
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- ☆14Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- 8051 core☆107Updated 11 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated 2 years ago
- turbo 8051☆29Updated 8 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- An open source FPGA design for DSLogic☆165Updated 11 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆32Updated 8 years ago
- OpenFPGA ICE40UP5K☆35Updated 5 years ago
- PulseRain RISC-V board manager package for Arduino IDE☆13Updated 3 years ago
- 蚂蚁S9矿板移植pynq2.5☆31Updated 5 years ago
- The directory to save GD32VF103 DataSheets☆18Updated 4 years ago
- LicheeTang FPGA Examples☆123Updated 5 years ago
- ☆40Updated 5 years ago
- Yet another free 8051 FPGA core☆35Updated 7 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated 2 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆125Updated 2 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆50Updated 11 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆21Updated 4 years ago
- Source code for reference designs applications☆22Updated 7 months ago
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆105Updated 8 years ago
- ☆18Updated 7 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 5 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- GoAI 2.0 Public Repository☆25Updated 3 years ago