Reindeer Soft CPU for Step CYC10 FPGA board
☆27Dec 2, 2020Updated 5 years ago
Alternatives and similar repositories for Reindeer_Step
Users that are interested in Reindeer_Step are comparing it to the libraries listed below
Sorting:
- PulseRain RISC-V board manager package for Arduino IDE☆13Mar 15, 2022Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 4 years ago
- 在嵌入式软件开发当中,常常第一步就是设计整个系统的架构。有基于OS的,也有裸机的。我们先拿裸机说事儿,我想很多人在做单片机的裸机开发(甚至基于OS)时脑海里根本没有设计架构的想法,从来都是while(1)循环到底,能写点状态机已经算是基础扎实的人物了。那么问题来了,whil…☆12Nov 25, 2019Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- ☆13Jun 9, 2023Updated 2 years ago
- asr6501 SDK 适配lorawan 发起人:张俊☆10Jan 14, 2021Updated 5 years ago
- awtk books and manuals☆13Feb 14, 2022Updated 4 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆10Jun 24, 2020Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Simple Inertial Navigation System implementation by pure C☆12Nov 2, 2019Updated 6 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Mar 9, 2026Updated last week
- An logic gate computer made of 74 gates☆19Jul 8, 2020Updated 5 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 6 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- 基于RT-Thread Studio快速完成的桌面mini 时钟项目☆13Feb 21, 2020Updated 6 years ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆19Dec 12, 2019Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 4 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- Webpage for https://github.com/floooh/v6502r☆11Mar 3, 2026Updated 2 weeks ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- StudyLive是anyRTC开发的示例项目,演示了如何通过anyRTC云服务,配合anyRTC RTC SDK、anyRTC RTM SDK、anyRTC播放插件,实现在线自习室的场景。☆17Aug 12, 2022Updated 3 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago
- Generic AXI master stub