Alternatives and similar repositories for Reindeer_Step

Users that are interested in Reindeer_Step are comparing it to the libraries listed below

• verimake-team / SparkRoad-FPGA
  ☆14Updated 5 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• nucleisys / n200-doc
  Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
  ☆25Updated 4 years ago
• freecores / 8051
  8051 core
  ☆107Updated 10 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆48Updated 9 years ago
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆92Updated 3 years ago
• BitOpenFPGA / OpenICE
  OpenFPGA ICE40UP5K
  ☆33Updated 4 years ago
• PulseRain / Arduino_RISCV_IDE
  PulseRain RISC-V board manager package for Arduino IDE
  ☆13Updated 3 years ago
• Postlast / USB-Blaster_STM32f1
  The program for USB-Blaster Chinese version on STM32 works with
  ☆31Updated 7 years ago
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆79Updated 5 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆34Updated 6 years ago
• For-up / SEA-S7Guess
  SEA-S7_gesture recognition
  ☆16Updated 4 years ago
• dpiegdon / verilog-can
  Verilog CAN controller that is compatible to the SJA 1000.
  ☆13Updated 4 years ago
• PulseRain / Rattlesnake
  PulseRain Rattlesnake - RISCV RV32IMC Soft CPU
  ☆34Updated 5 years ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆38Updated 3 years ago
• lulinchen / face_detect_open
  A Voila-Jones face detector hardware implementation
  ☆32Updated 6 years ago
• ReinForce-II / anlogic_eg4s_sdram_controller
  ☆17Updated 7 years ago
• Lichee-Pi / Tang_FPGA_Examples
  LicheeTang FPGA Examples
  ☆122Updated 5 years ago
• wuhanstudio / picorv32_EG4S20
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆14Updated last year
• DoneSEA / SEA
  ☆40Updated 4 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆29Updated 5 years ago
• kangyuzhe666 / zynq7010-pynq-2.5
  蚂蚁S9矿板移植pynq2.5
  ☆28Updated 4 years ago
• ptracton / UART_ECHO
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13Updated 10 years ago
• kdurant / oc8051
  download from opencores.org
  ☆13Updated 7 years ago
• siorpaes / BareBonesCortexM0
  Extremely basic CortexM0 SoC based on ARM DesignStart Eval
  ☆27Updated 6 years ago
• antmicro / openssd-nvme
  ☆25Updated 4 years ago
• XIVN1987 / Blaster
  Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.
  ☆21Updated 2 weeks ago
• www-asics-ws / usb2_dev
  USB 2.0 Device IP Core
  ☆68Updated 7 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆41Updated 6 years ago