AXI4-Compatible Verilog Cores, along with some helper modules.
☆17Mar 14, 2020Updated 6 years ago
Alternatives and similar repositories for AxiCores
Users that are interested in AxiCores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆87Oct 6, 2022Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- A pipelined MIPS-Lite CPU implementation☆22Dec 15, 2009Updated 16 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 3 months ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- ☆20Jun 18, 2022Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆62Dec 31, 2019Updated 6 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆18Sep 23, 2025Updated 8 months ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- FPGA for uSDR☆23Apr 18, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SDRAM controller with AXI4 interface☆104Aug 8, 2019Updated 6 years ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆104Sep 20, 2020Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆130Aug 28, 2019Updated 6 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆30Feb 6, 2023Updated 3 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago