Cognoscan / AxiCoresLinks
AXI4-Compatible Verilog Cores, along with some helper modules.
☆16Updated 5 years ago
Alternatives and similar repositories for AxiCores
Users that are interested in AxiCores are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- ☆20Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 weeks ago
- SystemVerilog Logger☆17Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- ☆21Updated 5 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Open FPGA Modules☆23Updated 7 months ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆26Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- ☆38Updated last year
- Advanced Debug Interface☆15Updated 4 months ago