Cognoscan / AxiCoresLinks
AXI4-Compatible Verilog Cores, along with some helper modules.
☆16Updated 5 years ago
Alternatives and similar repositories for AxiCores
Users that are interested in AxiCores are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 5 months ago
- ☆20Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Open FPGA Modules☆23Updated 8 months ago
- UART models for cocotb☆29Updated 2 years ago
- SystemVerilog Logger☆18Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- ☆26Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 10 months ago
- ☆22Updated 8 years ago
- git clone of http://code.google.com/p/axi-bfm/☆17Updated 12 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 7 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago