Cognoscan / AxiCoresLinks
AXI4-Compatible Verilog Cores, along with some helper modules.
☆16Updated 5 years ago
Alternatives and similar repositories for AxiCores
Users that are interested in AxiCores are comparing it to the libraries listed below
Sorting:
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 9 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- git clone of http://code.google.com/p/axi-bfm/☆18Updated 12 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- ☆21Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆27Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- ☆16Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ☆40Updated last year
- Open FPGA Modules☆24Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Generic AXI master stub☆19Updated 11 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- ☆21Updated 6 years ago
- ☆30Updated last month
- Advanced Debug Interface☆14Updated 9 months ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago