AXI4-Compatible Verilog Cores, along with some helper modules.
☆17Mar 14, 2020Updated 6 years ago
Alternatives and similar repositories for AxiCores
Users that are interested in AxiCores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- A simple UVM example with DPI☆48Sep 1, 2026Updated 2 months ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Mar 18, 2020Updated 6 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆90Oct 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆33Feb 6, 2023Updated 3 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- MIPI CSI-2 + MIPI CCS Demo☆84May 27, 2021Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆33Oct 25, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- Leptos + Tantivy + Typst + Markdown + Tailwind CSS + SSG☆11Jul 9, 2026Updated 3 months ago
- Blockchain Offload Engine☆17May 5, 2018Updated 8 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago