easysoc / layered-firrtlView external linksLinks
This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
☆11Nov 3, 2021Updated 4 years ago
Alternatives and similar repositories for layered-firrtl
Users that are interested in layered-firrtl are comparing it to the libraries listed below
Sorting:
- ☆36Apr 20, 2021Updated 4 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated 11 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆20Sep 24, 2025Updated 4 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129May 16, 2025Updated 9 months ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Apr 12, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated last year
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆40Jun 3, 2023Updated 2 years ago
- ☆14Apr 14, 2025Updated 10 months ago
- ☆10Jan 18, 2019Updated 7 years ago
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- Get input data from Joysticks such as the Xbox360 Controller into MATLAB. Also set vibration of the Joystick as well.☆12Dec 24, 2014Updated 11 years ago
- An artificial matrix generator in C☆12Feb 16, 2023Updated 3 years ago
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago
- Plug & Play.☆47Nov 29, 2025Updated 2 months ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- MATLAB function to fill an area with hatching ~~or speckling~~☆11Mar 4, 2018Updated 7 years ago
- Code for the paper "Faster Neural Network Training with Approximate Tensor Operations"☆10Oct 23, 2021Updated 4 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year