easysoc / layered-firrtlLinks
This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
☆11Updated 3 years ago
Alternatives and similar repositories for layered-firrtl
Users that are interested in layered-firrtl are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- ☆20Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆12Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- ☆17Updated 2 months ago
- ☆21Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- ☆35Updated 4 years ago
- sram/rram/mram.. compiler☆35Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- ☆29Updated last month
- A configurable SRAM generator☆50Updated last week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Firrtl Syntax highlighting, Code folding and Navigate to corresponding Chisel code☆9Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆41Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆43Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Modular Multi-ported SRAM-based Memory☆29Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year