easysoc / layered-firrtlLinks
This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
☆11Updated 3 years ago
Alternatives and similar repositories for layered-firrtl
Users that are interested in layered-firrtl are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆20Updated 5 years ago
- ☆12Updated 4 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- ☆33Updated 6 months ago
- Intel Compiler for SystemC☆24Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated last week
- ☆36Updated 4 years ago
- A configurable SRAM generator☆54Updated last month
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 11 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Public release☆56Updated 6 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- DASS HLS Compiler☆29Updated last year
- A simple AXI4 DMA unit written in SpinalHDL.☆17Updated 5 years ago
- A template for developing custom FIRRTL transforms☆10Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago