easysoc / layered-firrtlLinks
This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
☆11Updated 3 years ago
Alternatives and similar repositories for layered-firrtl
Users that are interested in layered-firrtl are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆33Updated 5 months ago
- ☆12Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆81Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- chipyard in mill :P☆78Updated last year
- Intel Compiler for SystemC☆24Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- Useful utilities for BAR projects☆32Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆14Updated 7 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago