Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.
☆10Feb 11, 2020Updated 6 years ago
Alternatives and similar repositories for orca
Users that are interested in orca are comparing it to the libraries listed below
Sorting:
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- A student project for ENGR114 at Portland Community College. Uses MATLAB to read a temperature sensor connected to an Arudino over serial…☆13Oct 23, 2018Updated 7 years ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago
- C#に作り変えました☆12Mar 16, 2025Updated 11 months ago
- LuxCoreRender Windows Compilation Environment☆13Jun 3, 2024Updated last year
- Website!☆10Aug 29, 2020Updated 5 years ago
- ☆10Feb 11, 2020Updated 6 years ago
- Compact and Intelligent Crop Sorter☆11Jul 25, 2018Updated 7 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆10Apr 22, 2021Updated 4 years ago
- RV32I Implementation on TangNano9K☆11Dec 24, 2022Updated 3 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 6 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- ☆18Feb 11, 2026Updated 3 weeks ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆10Feb 16, 2026Updated 2 weeks ago
- RISC-V Dynamic Debugging Tool☆52Apr 10, 2023Updated 2 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Feb 24, 2026Updated last week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Jul 28, 2025Updated 7 months ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 7 months ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 2 weeks ago
- 3D FlipBook allows to browse images, PDFs or HTMLs as a flipping book. It helps to attract user attention and make more impression on him…☆10Feb 23, 2023Updated 3 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Provides a command-line interface for working with Open Job Description templates☆14Feb 25, 2026Updated last week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- ☆15Nov 15, 2025Updated 3 months ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆11Aug 8, 2019Updated 6 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- LuxCoreRender Linux Compilation Environment☆11Apr 3, 2022Updated 3 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago