Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.
☆10Feb 11, 2020Updated 6 years ago
Alternatives and similar repositories for orca
Users that are interested in orca are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A student project for ENGR114 at Portland Community College. Uses MATLAB to read a temperature sensor connected to an Arudino over serial…☆13Oct 23, 2018Updated 7 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Toolchain for CH32duino☆20May 30, 2023Updated 2 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆25Dec 19, 2023Updated 2 years ago
- ☆14Sep 8, 2019Updated 6 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated last month
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- C#に作り変えました☆12Mar 16, 2025Updated last year
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 7 months ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- RISC-V Dynamic Debugging Tool☆52Apr 10, 2023Updated 2 years ago
- RV32I Implementation on TangNano9K☆11Dec 24, 2022Updated 3 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆10Apr 22, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- The lack of benchmarking datasets for pedestrian stride length estimation makes it hard to pinpoint differences of published methods. Exi…☆17Jan 11, 2019Updated 7 years ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 8 months ago
- Difficult to use tools for making an NES ROM album from NSF files. Opposite polarity of EZNSF.☆14Feb 10, 2020Updated 6 years ago
- Compact and Intelligent Crop Sorter☆11Jul 25, 2018Updated 7 years ago
- ☆19Feb 11, 2026Updated last month
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 2 weeks ago
- 基于winpcap的以太网流量分析器☆25Dec 22, 2017Updated 8 years ago
- Huawei CodeLab - IoT☆24Jan 8, 2018Updated 8 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- A library of VHDL components for Neural Networks☆20Sep 23, 2021Updated 4 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- ☆14Jul 26, 2021Updated 4 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 7 months ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 6 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Creating an OpenGL viewport (fixed camera)☆15Feb 28, 2020Updated 6 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 7 months ago
- LuxCoreRender Windows Compilation Environment☆13Jun 3, 2024Updated last year