HYF's high quality verilog codes
☆19Dec 25, 2024Updated last year
Alternatives and similar repositories for verilog_library
Users that are interested in verilog_library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆51May 11, 2022Updated 4 years ago
- ☆15Oct 26, 2026Updated last week
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- 这是一个用chisel实现的FP8混合乘加单元☆19Jun 18, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 6 years ago
- ☆29Mar 1, 2025Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 5 years ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- Based on https://gist.github.com/masaakif/414375 but installable by Vundle☆10Jun 3, 2017Updated 9 years ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆31Mar 29, 2013Updated 13 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SPI interface connect to APB BUS with Verilog HDL☆45Jun 27, 2021Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 5 months ago
- ☆27Oct 25, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- ☆14Dec 9, 2025Updated 10 months ago
- CheesecakeOS for Raspberry Pi Volume 0: Booting, Processes, and Virtual Memory☆12Aug 2, 2021Updated 5 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- My blog — https://twilco.github.io☆13Apr 26, 2026Updated 6 months ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆651Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆14Jan 28, 2024Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- 一个基于ROS2的现代化的自主移动机器人（AMR）Web 控制与可视化平台☆13Feb 16, 2026Updated 8 months ago
- ☆17Jun 25, 2026Updated 4 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- ☆16Jul 16, 2026Updated 3 months ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago