hyf6661669 / verilog_libraryView external linksLinks
HYF's high quality verilog codes
☆16Dec 25, 2024Updated last year
Alternatives and similar repositories for verilog_library
Users that are interested in verilog_library are comparing it to the libraries listed below
Sorting:
- ☆47May 11, 2022Updated 3 years ago
- For CPU experiment☆14Feb 23, 2021Updated 4 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- PACoGen: Posit Arithmetic Core Generator☆77Aug 16, 2019Updated 6 years ago
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated last year
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆31Nov 8, 2024Updated last year
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆11Dec 22, 2024Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆11Jan 2, 2026Updated last month
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 9, 2026Updated last week
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆15Mar 18, 2025Updated 10 months ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- ☆15Feb 5, 2026Updated last week
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 6 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- SoC for muntjac☆12Jun 18, 2025Updated 7 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- ☆15Oct 30, 2025Updated 3 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 2 years ago
- ☆15Oct 7, 2021Updated 4 years ago