hyf6661669 / verilog_libraryLinks
HYF's high quality verilog codes
☆14Updated 7 months ago
Alternatives and similar repositories for verilog_library
Users that are interested in verilog_library are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- ☆21Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- ☆34Updated 6 years ago
- ☆59Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- Two Level Cache Controller implementation in Verilog HDL☆51Updated 5 years ago
- round robin arbiter☆74Updated 11 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- ☆52Updated 6 years ago
- AHB3-Lite Interconnect☆90Updated last year
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- ☆20Updated 2 years ago
- AXI总线连接器☆103Updated 5 years ago
- ☆67Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 4 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago