OpenXiangShan / nexus-am
☆33Updated 3 weeks ago
Alternatives and similar repositories for nexus-am:
Users that are interested in nexus-am are comparing it to the libraries listed below
- Open-source high-performance non-blocking cache☆78Updated 3 weeks ago
- Open source high performance IEEE-754 floating unit☆67Updated last year
- Open-source non-blocking L2 cache☆37Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- This repo includes XiangShan's function units☆18Updated last week
- ☆63Updated last month
- XiangShan Frontend Develop Environment☆54Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆86Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Simple runtime for Pulp platforms☆42Updated 2 weeks ago
- ☆31Updated last week
- ☆32Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- AIA IP compliant with the RISC-V AIA spec☆35Updated last month
- Generic Register Interface (contains various adapters)☆110Updated 5 months ago
- ☆82Updated last month
- chipyard in mill :P☆77Updated last year
- ☆42Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- ☆88Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- ☆47Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆100Updated last year
- The multi-core cluster of a PULP system.☆80Updated this week