OpenXiangShan / nexus-amLinks
☆35Updated 3 weeks ago
Alternatives and similar repositories for nexus-am
Users that are interested in nexus-am are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Open-source non-blocking L2 cache☆46Updated this week
- chipyard in mill :P☆78Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆56Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆49Updated 3 months ago
- XiangShan Frontend Develop Environment☆64Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated 3 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated last week
- The multi-core cluster of a PULP system.☆105Updated this week
- ☆89Updated 3 years ago
- ☆85Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆95Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- Pure digital components of a UCIe controller☆66Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Generic Register Interface (contains various adapters)☆125Updated this week