关于RISC-V你所需要知道的一切
☆560Apr 1, 2023Updated 2 years ago
Alternatives and similar repositories for riscv-soc-book
Users that are interested in riscv-soc-book are comparing it to the libraries listed below
Sorting:
- 为推广RISC-V尽些薄力☆312Jun 22, 2023Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,139Sep 3, 2025Updated 6 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- RISC-V SoC designed by students in UCAS☆1,512Jan 14, 2026Updated last month
- riscv资料、论文等☆144Oct 24, 2018Updated 7 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,885Updated this week
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- Documentation for XiangShan☆433Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- Chisel Learning Journey☆109Apr 5, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆497Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- GNU toolchain for RISC-V, including GCC☆4,386Feb 13, 2026Updated 3 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,181Dec 22, 2022Updated 3 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- ☆19May 1, 2023Updated 2 years ago
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 6 months ago
- RISC-V Instruction Set Manual☆4,521Updated this week
- RISC-V Cores, SoC platforms and SoCs☆915Mar 26, 2021Updated 4 years ago
- ☆51Jan 9, 2026Updated 2 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- 《从头写一个RISC-V OS》课程配套的资源☆1,097Apr 28, 2025Updated 10 months ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆373Jul 12, 2017Updated 8 years ago
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆200Oct 14, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- Rust version of THU uCore OS. Linux compatible.☆3,667Aug 24, 2023Updated 2 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 7 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆312Updated this week