Alternatives and similar repositories for riscv-soc-book

Users that are interested in riscv-soc-book are comparing it to the libraries listed below

• cnrv / home
  为推广RISC-V尽些薄力
  ☆311Updated 2 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆423Updated last week
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• OSCPU / NutShell-doc
  ☆122Updated 3 years ago
• OpenXiangShan / NEMU
  ☆288Updated this week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆174Updated 4 years ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆788Updated this week
• trivialmips / nontrivial-mips
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆604Updated 5 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆224Updated 3 years ago
• LiHao217 / RISC-V_article_paper_src
  riscv资料、论文等
  ☆143Updated 6 years ago
• DawnCarol / DawnCarol
  ☆203Updated 4 months ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆286Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆589Updated last year
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆192Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆132Updated last year
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• OSCPU / ysyx-workbench
  ☆155Updated 3 weeks ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆160Updated 7 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆178Updated 10 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆216Updated last year
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,477Updated 3 weeks ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,061Updated 11 months ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,290Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,571Updated 3 weeks ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆739Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆855Updated last week
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆70Updated 9 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆984Updated last week
• LvNA-system / labeled-RISC-V
  ☆168Updated 4 years ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆658Updated 3 months ago