cnrv / riscv-soc-bookLinks
关于RISC-V你所需要知道的一切
☆561Updated 2 years ago
Alternatives and similar repositories for riscv-soc-book
Users that are interested in riscv-soc-book are comparing it to the libraries listed below
Sorting:
- 为推广RISC-V尽些薄力☆311Updated last year
- Documentation for XiangShan☆415Updated last week
- ☆122Updated 2 years ago
- riscv资料、论文等☆143Updated 6 years ago
- ☆190Updated last month
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆220Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆746Updated this week
- A translation project of the RISC-V reader☆175Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- ☆277Updated this week
- The Ultra-Low Power RISC-V Core☆1,511Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,274Updated 11 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,037Updated 8 months ago
- A very simple and easy to understand RISC-V core.☆1,247Updated last year
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- 中文版 Parallel Programming for FPGAs☆736Updated 9 months ago
- Run rocket-chip on FPGA☆68Updated 6 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- A template project for beginning new Chisel work☆641Updated 2 weeks ago
- Riscv32 CPU Project☆92Updated 7 years ago
- NJU Virtual Board☆278Updated last month
- chisel tutorial exercises and answers☆728Updated 3 years ago
- ☆206Updated last year
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆602Updated 4 years ago
- ☆150Updated last month
- 一生一芯的信息发布和内容网站☆131Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,170Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,719Updated 4 years ago