cnrv / riscv-soc-book
关于RISC-V你所需要知道的一切
☆551Updated last year
Alternatives and similar repositories for riscv-soc-book:
Users that are interested in riscv-soc-book are comparing it to the libraries listed below
- 为推广RISC-V尽些薄力☆309Updated last year
- Documentation for XiangShan☆401Updated this week
- riscv资料、论文等☆141Updated 6 years ago
- ☆120Updated 2 years ago
- ☆258Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆682Updated last week
- The Ultra-Low Power RISC-V Core☆1,401Updated 4 months ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆207Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆559Updated 6 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆139Updated 4 months ago
- A translation project of the RISC-V reader☆175Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆903Updated last month
- educational microarchitectures for risc-v isa☆700Updated 6 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,010Updated 5 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆508Updated 6 months ago
- chisel tutorial exercises and answers☆710Updated 3 years ago
- A very simple and easy to understand RISC-V core.☆1,158Updated last year
- 在vscode上的数字设计开发插件☆350Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆168Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,151Updated 2 years ago
- ☆193Updated last year
- OpenXuantie - OpenC910 Core☆1,218Updated 7 months ago
- NJU Virtual Board☆255Updated last month
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆554Updated last year
- ☆169Updated 3 years ago
- A template project for beginning new Chisel work☆613Updated 3 weeks ago
- An exquisite superscalar RV32GC processor.☆149Updated last month
- ☆938Updated last week
- RISC-V Proxy Kernel☆605Updated 2 weeks ago
- 中文版 Parallel Programming for FPGAs☆718Updated 6 months ago