cnrv / riscv-soc-bookLinks
关于RISC-V你所需要知道的一切
☆561Updated 2 years ago
Alternatives and similar repositories for riscv-soc-book
Users that are interested in riscv-soc-book are comparing it to the libraries listed below
Sorting:
- 为推广RISC-V尽些薄力☆311Updated 2 years ago
- Documentation for XiangShan☆417Updated this week
- ☆122Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆754Updated this week
- ☆280Updated last week
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆222Updated 3 years ago
- riscv资料、论文等☆143Updated 6 years ago
- A translation project of the RISC-V reader☆175Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- The Ultra-Low Power RISC-V Core☆1,524Updated 8 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- ☆194Updated 2 months ago
- NJU Virtual Board☆281Updated last week
- ☆151Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,168Updated 2 years ago
- ☆169Updated 3 years ago
- A very simple and easy to understand RISC-V core.☆1,262Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,045Updated 9 months ago
- The Ultra-Low Power RISC Core☆48Updated 5 years ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- ☆209Updated last year
- chisel tutorial exercises and answers☆730Updated 3 years ago
- A template project for beginning new Chisel work☆646Updated last month
- Comment on the rocket-chip source code☆179Updated 6 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆602Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆573Updated last year
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago