关于RISC-V你所需要知道的一切
☆567Apr 1, 2023Updated 3 years ago
Alternatives and similar repositories for riscv-soc-book
Users that are interested in riscv-soc-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 为推广RISC-V尽些薄力☆311Jun 22, 2023Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- riscv资料、论文等☆142Oct 24, 2018Updated 7 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,151Sep 10, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,851Mar 24, 2021Updated 5 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,229Aug 31, 2026Updated last week
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,148Sep 3, 2025Updated last year
- RISC-V SoC designed by students in UCAS☆1,545Aug 18, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆7,239Updated this week
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,220Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,379Aug 19, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆545Aug 19, 2026Updated 2 weeks ago
- Documentation for XiangShan☆445Updated this week
- GNU toolchain for RISC-V, including GCC☆4,600Aug 27, 2026Updated last week
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- Instruction Set Generator initially contributed by Futurewei☆314Oct 17, 2023Updated 2 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Sep 3, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,776Updated this week
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- RISC-V Cores, SoC platforms and SoCs☆926Mar 26, 2021Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- ☆20May 1, 2023Updated 3 years ago
- RISC-V Instruction Set Manual☆4,804Updated this week
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆755Sep 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 《从头写一个RISC-V OS》课程配套的资源☆1,133May 10, 2026Updated 3 months ago
- ☆54Jan 9, 2026Updated 7 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- ☆203Dec 14, 2023Updated 2 years ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,092Updated this week
- IC design and development should be faster，simpler and more reliable☆2,015Dec 31, 2021Updated 4 years ago