cnrv / riscv-soc-book
关于RISC-V你所需要知道的一切
☆549Updated last year
Alternatives and similar repositories for riscv-soc-book:
Users that are interested in riscv-soc-book are comparing it to the libraries listed below
- 为推广RISC-V尽些薄力☆309Updated last year
- Documentation for XiangShan☆394Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆668Updated last week
- ☆119Updated 2 years ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆205Updated 3 years ago
- A translation project of the RISC-V reader☆176Updated last year
- riscv资料、论文等☆141Updated 6 years ago
- The Ultra-Low Power RISC-V Core☆1,361Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆555Updated 5 months ago
- A very simple and easy to understand RISC-V core.☆1,146Updated last year
- ☆250Updated this week
- chisel tutorial exercises and answers☆706Updated 3 years ago
- 中文版 Parallel Programming for FPGAs☆714Updated 4 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,000Updated 4 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆545Updated last year
- NJU Virtual Board☆246Updated 3 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆131Updated 3 months ago
- An exquisite superscalar RV32GC processor.☆148Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆887Updated this week
- The Ultra-Low Power RISC Core☆47Updated 5 years ago
- A template project for beginning new Chisel work☆608Updated last week
- Digital Design with Chisel☆795Updated last week
- 在vscode上的数字设计开发插件☆344Updated last year
- ☆186Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆100Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,325Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆166Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,194Updated 6 months ago
- ☆139Updated 4 years ago
- ☆169Updated 3 years ago