Alternatives and similar repositories for riscv-soc-book

Users that are interested in riscv-soc-book are comparing it to the libraries listed below

• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated 2 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆425Updated this week
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆174Updated last year
• OSCPU / NutShell-doc
  ☆124Updated 3 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆233Updated 4 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆299Updated last week
• trivialmips / nontrivial-mips
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆603Updated 5 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆177Updated 4 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆598Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆135Updated last year
• LiHao217 / RISC-V_article_paper_src
  riscv资料、论文等
  ☆144Updated 7 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆94Updated 7 years ago
• DawnCarol / DawnCarol
  ☆210Updated 7 months ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆824Updated this week
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 10 months ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,487Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,080Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆294Updated 2 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆221Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆870Updated last week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,002Updated 3 months ago
• OSCPU / ysyx-workbench
  ☆157Updated 2 weeks ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆197Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,644Updated 3 months ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆49Updated 6 years ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,325Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆187Updated last year
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆734Updated 3 years ago
• WangXuan95 / BSV_Tutorial_cn
  一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
  ☆593Updated 2 years ago
• LvNA-system / labeled-RISC-V
  ☆167Updated 4 years ago