Alternatives and similar repositories for riscv-soc-book

Users that are interested in riscv-soc-book are comparing it to the libraries listed below

• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated 2 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆432Updated last week
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆173Updated 2 years ago
• OSCPU / NutShell-doc
  ☆127Updated 3 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆234Updated 4 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆182Updated 4 years ago
• LiHao217 / RISC-V_article_paper_src
  riscv资料、论文等
  ☆144Updated 7 years ago
• trivialmips / nontrivial-mips
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆606Updated 5 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆94Updated 8 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆307Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆864Updated last week
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆49Updated 6 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆136Updated 2 years ago
• DawnCarol / microarch
  ☆214Updated 3 weeks ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,505Updated 2 weeks ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆165Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆224Updated 2 years ago
• OSCPU / ysyx-workbench
  ☆160Updated last month
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,107Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆193Updated last year
• WangXuan95 / BSV_Tutorial_cn
  一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
  ☆599Updated 2 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆200Updated last year
• plctlab / PLCT-Weekly
  软件所PLCT实验室在开源领域的不定期简报
  ☆648Updated 3 weeks ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆297Updated 4 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,707Updated 5 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆891Updated 2 months ago
• LvNA-system / labeled-RISC-V
  ☆169Updated 4 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆62Updated this week
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,362Updated 2 years ago