Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
☆48Apr 3, 2026Updated 3 weeks ago
Alternatives and similar repositories for UnityChipForXiangShan
Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last week
- Pick your favorite language to verify your chip.☆86Apr 23, 2026Updated last week
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆31Oct 20, 2024Updated last year
- Documentation for XiangShan Design☆49Updated this week
- ☆13Apr 23, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated last year
- UnityChip Verification AI-Agent☆147Updated this week
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Apr 20, 2026Updated last week
- ☆17Mar 13, 2026Updated last month
- ☆10Dec 17, 2025Updated 4 months ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆32Apr 15, 2026Updated 2 weeks ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Documentation for XiangShan☆435Updated this week
- ☆229Jun 25, 2025Updated 10 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆71Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A dynamic verification library for Chisel.☆161Nov 9, 2024Updated last year
- ☆42Mar 31, 2025Updated last year
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆29Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆66Jul 5, 2025Updated 9 months ago
- A fork of Xiangshan for AI☆46Apr 23, 2026Updated last week
- RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller.☆22Dec 19, 2025Updated 4 months ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆46Feb 4, 2026Updated 2 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Updated this week
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆14Oct 11, 2024Updated last year
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- An open-source Simulation Trace Format specification☆16Nov 12, 2025Updated 5 months ago
- ☆17Mar 26, 2025Updated last year
- ☆22Nov 25, 2023Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago