Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
☆48May 12, 2026Updated last month
Alternatives and similar repositories for UnityChipForXiangShan
Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated 2 months ago
- Pick your favorite language to verify your chip.☆90Jun 24, 2026Updated last week
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆31Oct 20, 2024Updated last year
- Documentation for XiangShan Design☆50May 7, 2026Updated last month
- ☆14May 22, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆13Apr 3, 2025Updated last year
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Jun 9, 2026Updated 3 weeks ago
- UnityChip Verification AI-Agent☆182Jun 24, 2026Updated last week
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆19Jun 15, 2026Updated 2 weeks ago
- ☆10Dec 17, 2025Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆37Dec 24, 2024Updated last year
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- Documentation for XiangShan☆442Jun 24, 2026Updated last week
- ☆238Jun 25, 2025Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated 3 weeks ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 4 months ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- ☆45Mar 31, 2025Updated last year
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆29Apr 27, 2026Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆68Jun 18, 2026Updated last week
- RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller.☆22Jun 2, 2026Updated 3 weeks ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆48Jun 20, 2026Updated last week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Jun 4, 2026Updated 3 weeks ago
- ☆14Oct 11, 2024Updated last year
- Contains examples to start with Kactus2.☆24Aug 5, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 11 months ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 3 weeks ago
- ☆17Mar 26, 2025Updated last year
- ☆22Nov 25, 2023Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- A collection of demos for the STC89C52 chip that go along with my ongoing blog series about 8051 micro-controller derivatives.☆19Jan 26, 2026Updated 5 months ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 2 months ago