Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
☆48May 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for UnityChipForXiangShan
Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last month
- Pick your favorite language to verify your chip.☆88Jun 4, 2026Updated last week
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆31Oct 20, 2024Updated last year
- Documentation for XiangShan Design☆50May 7, 2026Updated last month
- ☆14May 22, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆13Apr 3, 2025Updated last year
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12May 29, 2026Updated 2 weeks ago
- UnityChip Verification AI-Agent☆170Jun 4, 2026Updated last week
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆18Jun 3, 2026Updated last week
- ☆10Dec 17, 2025Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35May 20, 2026Updated 3 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- Documentation for XiangShan☆440Updated this week
- ☆236Jun 25, 2025Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆120Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last week
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- ☆43Mar 31, 2025Updated last year
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆29Apr 27, 2026Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆69Jul 5, 2025Updated 11 months ago
- A fork of Xiangshan for AI☆52Jun 5, 2026Updated last week
- RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller.☆22Jun 2, 2026Updated last week
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆48Feb 4, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source AI acceleration on FPGA: from ONNX to RTL☆54Jun 4, 2026Updated last week
- ☆14Oct 11, 2024Updated last year
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 11 months ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated last week
- ☆17Mar 26, 2025Updated last year