Alternatives and similar repositories for UnityChipForXiangShan:

Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below

• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆42Updated this week
• XS-MLVP / toffee
  a framework for building hardware verification platform using software method
  ☆15Updated this week
• OSCPU / ysyxSoC
  ☆80Updated last month
• ysyx-ta / ysyx-summer-readings
  ☆63Updated 7 months ago
• OSCPU / yosys-sta
  ☆62Updated 3 months ago
• OSCPU / chisel-playground
  ☆63Updated last month
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆20Updated this week
• OpenXiangShan / XS-Verilog-Library
  ☆41Updated 2 years ago
• Jpz-sdju / trinity
  ☆20Updated this week
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆55Updated last year
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆59Updated last year
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 10 months ago
• chenhaoc / ESL_Learning
  some knowleage about SystemC/TLM etc.
  ☆24Updated last year
• OpenXiangShan / GEM5
  ☆74Updated this week
• XS-MLVP / env-xs-ov-00-bpu
  香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境
  ☆26Updated 5 months ago
• RV-BOSC / OpenNoC
  ☆133Updated last month
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆23Updated 2 years ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆88Updated last month
• lizhirui / DreamCoreV2
  ☆22Updated last year
• CherrySprings / CherrySprings
  ☆17Updated last year
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆87Updated last week
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆23Updated last year
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆30Updated 11 months ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆79Updated last week
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆139Updated last month
• pulp-platform / fpu
  ☆42Updated 6 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆51Updated 3 years ago