Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
☆46Feb 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for UnityChipForXiangShan
Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- Pick your favorite language to verify your chip.☆79Jan 30, 2026Updated last month
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆30Oct 20, 2024Updated last year
- Documentation for XiangShan Design☆42Updated this week
- ☆12Mar 12, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- UnityChip Verification AI-Agent☆103Updated this week
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated 11 months ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Mar 9, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆10Jan 22, 2026Updated 2 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆15Mar 13, 2026Updated last week
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆30Mar 14, 2026Updated last week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- ☆224Jun 25, 2025Updated 8 months ago
- Documentation for XiangShan☆434Mar 16, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆62Mar 16, 2026Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆43Mar 31, 2025Updated 11 months ago
- A fork of Xiangshan for AI☆37Mar 16, 2026Updated last week
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆29Dec 24, 2025Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 8 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆45Feb 4, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Updated this week
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- ☆14Oct 11, 2024Updated last year
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- ☆22Nov 25, 2023Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- A collection of demos for the STC89C52 chip that go along with my ongoing blog series about 8051 micro-controller derivatives.☆16Jan 26, 2026Updated last month