Alternatives and similar repositories for UnityChipForXiangShan

Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below

• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆64Updated last week
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆25Updated this week
• OSCPU / yosys-sta
  ☆78Updated 4 months ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆30Updated last month
• OSCPU / ysyxSoC
  ☆86Updated this week
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆51Updated 3 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆148Updated this week
• OSCPU / chisel-playground
  ☆67Updated 6 months ago
• OpenXiangShan / GEM5
  ☆97Updated this week
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆57Updated 3 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆83Updated last year
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆41Updated last year
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆206Updated 2 months ago
• XS-MLVP / env-xs-ov-00-bpu
  香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境
  ☆29Updated 10 months ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆66Updated last year
• pulp-platform / fpu
  ☆53Updated 6 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 4 months ago
• sequencer / arithmetic
  ☆33Updated 5 months ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆88Updated 3 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• ucb-bar / uciedigital
  Pure digital components of a UCIe controller
  ☆67Updated last month
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆89Updated 3 weeks ago
• Jpz-sdju / trinity
  ☆26Updated last month
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆65Updated last week
• ysyx-ta / ysyx-summer-readings
  ☆66Updated last year
• schoeberl / chisel-empty
  An almost empty chisel project as a starting point for hardware design
  ☆32Updated 7 months ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆71Updated 9 months ago