Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
☆46Feb 25, 2026Updated this week
Alternatives and similar repositories for UnityChipForXiangShan
Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below
Sorting:
- Pick your favorite language to verify your chip.☆77Jan 30, 2026Updated last month
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆30Oct 20, 2024Updated last year
- Documentation for XiangShan Design☆42Feb 3, 2026Updated 3 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆14Oct 11, 2024Updated last year
- ☆12Dec 16, 2025Updated 2 months ago
- UnityChip Verification AI-Agent☆97Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 weeks ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 10, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆10Jan 22, 2026Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated 11 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆17Mar 26, 2025Updated 11 months ago
- ☆28Mar 31, 2025Updated 11 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated last week
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ☆21Jun 23, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- DUTH RISC-V Microprocessor☆24Dec 4, 2024Updated last year
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated 3 weeks ago
- ☆221Jun 25, 2025Updated 8 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- ☆22Nov 25, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year