Alternatives and similar repositories for UnityChipForXiangShan:

Users that are interested in UnityChipForXiangShan are comparing it to the libraries listed below

• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆47Updated this week
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆17Updated last week
• OSCPU / ysyxSoC
  ☆85Updated 2 months ago
• XS-MLVP / env-xs-ov-00-bpu
  香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境
  ☆26Updated 6 months ago
• OpenXiangShan / GEM5
  ☆80Updated this week
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆23Updated this week
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆61Updated last year
• OSCPU / yosys-sta
  ☆63Updated this week
• RoyanTuscano / -TAGE-based-Predictor-Verilog-Code
  Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
  ☆20Updated 6 years ago
• OSCPU / chisel-playground
  ☆64Updated 2 months ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 8 months ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆58Updated last year
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 11 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated last week
• OpenXiangShan / XS-Verilog-Library
  ☆41Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆50Updated 2 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• Jpz-sdju / trinity
  ☆21Updated 3 weeks ago
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆24Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆48Updated 5 months ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆138Updated 2 months ago
• RV-BOSC / OpenNoC
  ☆147Updated 2 weeks ago
• CherrySprings / CherrySprings
  ☆18Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆23Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆153Updated 6 months ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆94Updated 2 months ago
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆29Updated last month
• light-ly / chisel-template
  自建 chisel 工程模板
  ☆12Updated last year