dramforever / ixayoi
(WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
☆12Updated 3 years ago
Alternatives and similar repositories for ixayoi
Users that are interested in ixayoi are comparing it to the libraries listed below
Sorting:
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- Dockerfile with Vivado for CI☆28Updated 5 years ago
- ☆10Updated last year
- Toy ELF dynlinker & interp☆10Updated 11 months ago
- RV32I by cats☆17Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 5 months ago
- Booting multi-processors on x86 bare-metal.☆11Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 2 months ago
- CIDR union / subtraction☆14Updated 3 months ago
- Nix template for the chisel-based industrial designing flows.☆42Updated 3 weeks ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A naive verilog/systemverilog formatter☆21Updated last month
- A 3d printed case design for Lichee Pi 4A☆12Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- Serialize & deserialize device tree binary using serde☆20Updated last month
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆13Updated last month
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆14Updated 3 months ago
- Apple Silicon TSO Enabler for Linux☆16Updated last year
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- Run Rocket Chip on VCU128☆30Updated 5 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago