(WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
☆12Sep 9, 2021Updated 4 years ago
Alternatives and similar repositories for ixayoi
Users that are interested in ixayoi are comparing it to the libraries listed below
Sorting:
- CIDR union / subtraction☆14Feb 25, 2026Updated last week
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Game Engine From Scratch -- Rust China Conference 2020 topic by LemonHX and his team.☆14Dec 16, 2020Updated 5 years ago
- ☆15Feb 23, 2026Updated last week
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆22Feb 11, 2024Updated 2 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- ☆17Apr 3, 2022Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- ☆17Mar 17, 2022Updated 3 years ago
- Plug & Play.☆47Nov 29, 2025Updated 3 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- ReDMArk: Bypassing RDMA Security Mechanisms.☆42Oct 19, 2020Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- ☆20Mar 1, 2021Updated 5 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Artifacts for the "Caching with Delayed Hits" paper that appears in SIGCOMM '20.☆21Feb 26, 2021Updated 5 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Prototype of a command line argument parser with several opposite design goals from clap.☆45Nov 25, 2025Updated 3 months ago
- Serialize & deserialize device tree binary using serde☆23Dec 4, 2025Updated 3 months ago