dramforever / ixayoiLinks
(WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
☆12Updated 3 years ago
Alternatives and similar repositories for ixayoi
Users that are interested in ixayoi are comparing it to the libraries listed below
Sorting:
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Dockerfile with Vivado for CI☆28Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- RV32I by cats☆16Updated last year
- Compiling finite generators to digital logic. WIP☆14Updated 5 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 8 months ago
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Remote JTAG server for remote debugging☆40Updated last year
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last week
- A naive verilog/systemverilog formatter☆21Updated 5 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated last week
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆17Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆15Updated 4 months ago
- The 'missing header' for Chisel☆21Updated 5 months ago
- CIDR union / subtraction☆14Updated this week