dramforever / ixayoi
(WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
☆12Updated 3 years ago
Alternatives and similar repositories for ixayoi:
Users that are interested in ixayoi are comparing it to the libraries listed below
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- ☆10Updated last year
- RV32I by cats☆17Updated last year
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- Implements kernels with RISC-V Vector☆21Updated last year
- Dockerfile with Vivado for CI☆28Updated 4 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- Wrappers for open source FPU hardware implementations.☆30Updated 10 months ago
- Lower chisel memories to SRAM macros☆12Updated 10 months ago
- Microarchitecture diagrams of several CPUs☆24Updated 3 weeks ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Toy ELF dynlinker & interp☆10Updated 8 months ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆17Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆16Updated 2 months ago
- Booting multi-processors on x86 bare-metal.☆11Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆19Updated this week
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- Serialize & deserialize device tree binary using serde☆20Updated last month
- Relaxed Rust (for cats)☆16Updated 5 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 3 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago