dramforever / ixayoi
(WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
☆12Updated 3 years ago
Alternatives and similar repositories for ixayoi:
Users that are interested in ixayoi are comparing it to the libraries listed below
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆11Updated 3 months ago
- RV32I by cats☆17Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆17Updated 4 months ago
- ☆10Updated last year
- Toy ELF dynlinker & interp☆10Updated 9 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆17Updated 3 years ago
- Dockerfile with Vivado for CI☆28Updated 4 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated last year
- Booting multi-processors on x86 bare-metal.☆11Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆19Updated last month
- Microarchitecture diagrams of several CPUs☆25Updated last week
- Binary translation in Rust☆11Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- Serialize & deserialize device tree binary using serde☆20Updated 3 weeks ago
- Superscalar RISC-V processor written in Clash.☆34Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆30Updated this week
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆37Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- Apple Silicon TSO Enabler for Linux☆16Updated last year