dramforever / ixayoi
(WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for ixayoi
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- RV32I by cats☆17Updated last year
- Implements kernels with RISC-V Vector☆21Updated last year
- Lower chisel memories to SRAM macros☆10Updated 7 months ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- ☆10Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- Booting multi-processors on x86 bare-metal.☆11Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆16Updated this week
- Microarchitecture diagrams of several CPUs☆16Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆17Updated 2 weeks ago
- My RV64 CPU (Work in progress)☆19Updated last year
- Backend & Frontend for JieLabs☆22Updated last year
- The 'missing header' for Chisel☆16Updated last month
- Run Rocket Chip on VCU128☆27Updated 10 months ago
- Dockerfile with Vivado for CI☆28Updated 4 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated last year
- Serialize & deserialize device tree binary using serde☆21Updated 2 weeks ago
- Baremetal softwares for TrivialMIPS platform☆10Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 2 years ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆34Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆10Updated 3 years ago
- CIDR union / subtraction☆14Updated this week
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆54Updated 2 years ago
- Relaxed Rust (for cats)☆16Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Updated 2 years ago
- Tex source for talk slide.☆10Updated 3 years ago