NVlabs / INSTALinks
☆95Updated 7 months ago
Alternatives and similar repositories for INSTA
Users that are interested in INSTA are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- ☆51Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 8 months ago
- ☆81Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- GPU-based logic synthesis tool☆97Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- ☆42Updated 3 years ago
- The first version of TritonPart☆31Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆27Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆26Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆32Updated 4 years ago
- ☆234Updated 10 months ago
- ☆27Updated last year
- ☆30Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆157Updated 3 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆170Updated 9 months ago
- ☆74Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Updated 7 months ago
- ☆97Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- IDEA project source files☆111Updated 3 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆57Updated last year