☆96Jun 20, 2025Updated 8 months ago
Alternatives and similar repositories for INSTA
Users that are interested in INSTA are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Jun 14, 2025Updated 8 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 24, 2026Updated last week
- ☆26Dec 8, 2025Updated 2 months ago
- ☆83Jan 5, 2026Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Jan 19, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- ☆30Apr 23, 2024Updated last year
- ☆51Apr 8, 2024Updated last year
- The first version of TritonPart☆31Jan 2, 2024Updated 2 years ago
- Introductory course into static timing analysis (STA).☆100Jul 6, 2025Updated 7 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- ☆22Jun 23, 2024Updated last year
- GPU-Accelerated Global Router☆28Nov 14, 2024Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 3 weeks ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Apr 13, 2023Updated 2 years ago
- ☆98Jun 24, 2025Updated 8 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆187Jun 15, 2025Updated 8 months ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last month
- Implementation of several grid routers in Rust☆13Updated this week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- RTLMeter benchmark suite☆29Feb 24, 2026Updated last week
- ☆14Oct 11, 2024Updated last year
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ☆14Dec 27, 2024Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆81Jun 11, 2025Updated 8 months ago