NVlabs / INSTALinks
☆86Updated 2 months ago
Alternatives and similar repositories for INSTA
Users that are interested in INSTA are comparing it to the libraries listed below
Sorting:
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- GPU-based logic synthesis tool☆90Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆77Updated 3 months ago
- ☆45Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- The first version of TritonPart☆28Updated last year
- ☆39Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- ☆34Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆57Updated last week
- ☆23Updated 10 months ago
- ☆187Updated 6 months ago
- ☆91Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 4 months ago
- ☆84Updated this week
- ☆44Updated last year
- ☆31Updated 3 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆94Updated 2 months ago
- ☆23Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆184Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆105Updated 5 years ago