SystemVerilog frontend for Yosys
☆233Jun 29, 2026Updated last week
Alternatives and similar repositories for yosys-slang
Users that are interested in yosys-slang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,084Updated this week
- ☆33Jan 7, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆28Jan 6, 2026Updated 6 months ago
- Mutation Cover with Yosys (MCY)☆95Jun 2, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Netlist API (and more) for EDA flow development☆143Updated this week
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆465Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Jul 1, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 21st century electronic design automation tools, written in Rust.☆37Jul 2, 2026Updated last week
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- ☆18Jul 12, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆284Sep 30, 2025Updated 9 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- Logic circuit analysis and optimization☆51Feb 2, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- LLM-Assisted Hardware Formal Verification Tool☆111Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Modular hardware build system☆1,176Updated this week
- Equivalence checking with Yosys☆60Updated this week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- C++ logic network library☆297Jun 30, 2026Updated last week
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- Tools based upon slang for language server purpose☆23Jul 2, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- ☆46Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆240Updated this week
- Yosys Open SYnthesis Suite☆4,566Updated this week
- Experimental flows using nextpnr for Xilinx devices☆260Oct 11, 2024Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆764Jul 1, 2026Updated last week