SystemVerilog frontend for Yosys
☆212Apr 2, 2026Updated 2 weeks ago
Alternatives and similar repositories for yosys-slang
Users that are interested in yosys-slang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,000Updated this week
- ☆33Jan 7, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆24Jan 6, 2026Updated 3 months ago
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Apr 11, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated 2 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆104Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆89Apr 10, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Example of how to use UVM with Verilator☆42Feb 19, 2026Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- ☆18Jul 12, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆267Sep 30, 2025Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Hardware Formal Verification Tool☆96Updated this week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- Logic circuit analysis and optimization☆48Feb 2, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Modular hardware build system☆1,143Updated this week
- Equivalence checking with Yosys☆59Apr 9, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- C++ logic network library☆289Sep 30, 2025Updated 6 months ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆194Apr 9, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆713Updated this week
- ☆96Oct 13, 2025Updated 6 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆501Apr 9, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,397Apr 11, 2026Updated last week