Alternatives and similar repositories for yosys-slang

Users that are interested in yosys-slang are comparing it to the libraries listed below

• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆204Updated 4 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 3 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆152Updated 3 weeks ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆162Updated 2 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆126Updated last week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 6 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆115Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆224Updated last week
• pulp-platform / svase
  ☆32Updated 6 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆44Updated 6 months ago
• aignacio / nox
  RISC-V Nox core
  ☆66Updated last week
• librelane / librelane
  ASIC implementation flow infrastructure
  ☆58Updated this week
• pieter3d / simview
  ☆79Updated last year
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆191Updated this week
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆126Updated 2 weeks ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆72Updated last week
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆106Updated 4 years ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆34Updated 2 weeks ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆141Updated 2 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 9 months ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆60Updated 4 years ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆114Updated 4 years ago
• chipsalliance / uvm-verilator
  ☆97Updated last year
• pulp-platform / cheshire-ihp130-o
  ☆47Updated 4 months ago
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆96Updated 3 weeks ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆72Updated last month