SystemVerilog frontend for Yosys
☆211Mar 26, 2026Updated this week
Alternatives and similar repositories for yosys-slang
Users that are interested in yosys-slang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Mar 22, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆86Jan 28, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- ☆18Jul 12, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆264Sep 30, 2025Updated 5 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated 2 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated last month
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Modular hardware build system☆1,134Updated this week
- Equivalence checking with Yosys☆58Mar 19, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆182Feb 28, 2026Updated last month
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- Tools based upon slang for language server purpose☆22Mar 17, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- C++ logic network library☆283Sep 30, 2025Updated 6 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆468Nov 4, 2025Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆698Updated this week
- A SystemVerilog language server based on the Slang library.☆179Updated this week
- ☆95Oct 13, 2025Updated 5 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆226Updated this week