povik / yosys-slangLinks
SystemVerilog frontend for Yosys
☆166Updated this week
Alternatives and similar repositories for yosys-slang
Users that are interested in yosys-slang are comparing it to the libraries listed below
Sorting:
- SystemVerilog synthesis tool☆215Updated 7 months ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- WAL enables programmable waveform analysis.☆157Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Fabric generator and CAD tools.☆197Updated last week
- A SystemVerilog source file pickler.☆60Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- ☆32Updated 9 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- ☆85Updated last week
- ☆57Updated 6 months ago
- ASIC implementation flow infrastructure☆143Updated this week
- ☆84Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- RISC-V Nox core☆68Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- ☆90Updated this week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Playing around with Formal Verification of Verilog and VHDL☆62Updated 4 years ago