povik / yosys-slang

Related projects: ⓘ

• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• pulp-platform / svase
  ☆28Updated 2 weeks ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆25Updated this week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆41Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆38Updated last year
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆19Updated 6 months ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 6 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆29Updated last year
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆21Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆44Updated 7 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆29Updated this week
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆59Updated last week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆66Updated 4 months ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• b224hisl / rioschip
  ☆31Updated last year
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆30Updated last year
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆34Updated last year
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆18Updated last week
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• openhwgroup / core-v-polara-apu
  The OpenPiton Platform
  ☆15Updated last month
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆18Updated last year
• Coloquinte / moosic-yosys-plugin
  Yosys plugin for logic locking and supply-chain security
  ☆20Updated 2 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆72Updated 5 months ago
• chiselverify / vhdl2verilog
  ☆13Updated 4 years ago
• antmicro / verilator-verification-features-tests
  ☆12Updated this week
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆23Updated 4 months ago