SystemVerilog frontend for Yosys
☆203Feb 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for yosys-slang
Users that are interested in yosys-slang are comparing it to the libraries listed below
Sorting:
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated 11 months ago
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Feb 27, 2026Updated last week
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- End-to-end synthesis and P&R toolchain☆94Mar 2, 2026Updated last week
- ☆19Jul 12, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated 2 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Hardware Formal Verification Tool☆88Mar 2, 2026Updated last week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated 2 weeks ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last month
- YosysHQ SVA AXI Properties☆46Feb 7, 2023Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- ☆35Feb 27, 2026Updated last week
- Equivalence checking with Yosys☆58Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆176Feb 28, 2026Updated last week
- Modular hardware build system☆1,131Updated this week
- A SystemVerilog language server based on the Slang library.☆153Mar 2, 2026Updated last week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- ☆28Mar 31, 2025Updated 11 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- RTLMeter benchmark suite☆29Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆169Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆464Nov 4, 2025Updated 4 months ago