Alternatives and similar repositories for yosys-slang:

Users that are interested in yosys-slang are comparing it to the libraries listed below

• pulp-platform / svase
  ☆31Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 7 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated 3 weeks ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 5 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆27Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆51Updated 11 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆81Updated this week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆43Updated 4 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 9 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆49Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆144Updated this week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆23Updated last year
• pulp-platform / cheshire-ihp130-o
  ☆32Updated 4 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆75Updated 10 months ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆43Updated 4 years ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆33Updated last week
• antmicro / verilator-verification-features-tests
  ☆17Updated this week
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆49Updated this week
• aignacio / nox
  RISC-V Nox core
  ☆62Updated 6 months ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆30Updated this week
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆29Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 9 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• chipsalliance / uvm-verilator
  ☆86Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆42Updated last month
• aolofsson / POSH
  ☆40Updated 5 years ago