Alternatives and similar repositories for yosys-slang:

Users that are interested in yosys-slang are comparing it to the libraries listed below

• pulp-platform / svase
  ☆31Updated 2 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆45Updated 8 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆63Updated this week
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 6 months ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆25Updated 4 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆147Updated 3 weeks ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 4 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 10 months ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆29Updated 2 weeks ago
• pulp-platform / cheshire-ihp130-o
  ☆33Updated 5 months ago
• AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
  Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
  ☆55Updated 2 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆53Updated last year
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆55Updated 5 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆181Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 10 months ago
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆86Updated 4 months ago
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆4Updated 4 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆111Updated last year
• aignacio / nox
  RISC-V Nox core
  ☆62Updated 7 months ago
• antmicro / verilator-verification-features-tests
  ☆19Updated this week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated 2 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆49Updated last week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆25Updated last year
• vsdip / vsdsram_sky130
  ☆40Updated 3 years ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆35Updated 2 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆80Updated last week