Alternatives and similar repositories for yosys-slang

Users that are interested in yosys-slang are comparing it to the libraries listed below

• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆201Updated 4 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 2 months ago
• pulp-platform / svase
  ☆32Updated 6 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated this week
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆161Updated last month
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆33Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 8 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆71Updated 10 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆151Updated last week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆221Updated 2 weeks ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆120Updated this week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 5 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆109Updated last month
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆138Updated last month
• pieter3d / simview
  ☆79Updated last year
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆88Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆144Updated last month
• chipsalliance / uvm-verilator
  ☆96Updated last year
• aignacio / nox
  RISC-V Nox core
  ☆65Updated 3 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆44Updated 5 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• pulp-platform / cheshire-ihp130-o
  ☆47Updated 3 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆142Updated last month
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆105Updated 3 years ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆59Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆85Updated this week
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆62Updated 3 years ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆123Updated last month