YosysHQ/yosys-bench external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

YosysHQ/yosys-bench

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/YosysHQ/yosys-bench)

Close

YosysHQ / yosys-benchView on GitHubMore

• External links
• Readme badge

Benchmarks for Yosys development

☆24Feb 17, 2020Updated 6 years ago

Alternatives and similar repositories for yosys-bench

Users that are interested in yosys-bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• YosysHQ / yosys-tests

  View on GitHub
  Collection of test cases for Yosys
  ☆17Jan 4, 2022Updated 4 years ago
• YosysHQ / padring

  View on GitHub
  A padring generator for ASICs
  ☆26May 17, 2023Updated 3 years ago
• YosysHQ / prjtrellis-db

  View on GitHub
  Project Trellis database
  ☆13Sep 15, 2025Updated 11 months ago
• YosysHQ / sby-gui

  View on GitHub
  GUI for SymbiYosys
  ☆18Aug 4, 2026Updated 3 weeks ago
• YosysHQ / abc

  View on GitHub
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆35Aug 18, 2026Updated last week
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• YosysHQ / VlogHammer

  View on GitHub
  A Verilog Synthesis Regression Test
  ☆39Jan 19, 2026Updated 7 months ago
• PrincetonUniversity / ILAng-Doc

  View on GitHub
  ILAng documentation
  ☆12Nov 2, 2025Updated 9 months ago
• YosysHQ / yosys-bigsim

  View on GitHub
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Oct 27, 2015Updated 10 years ago
• daveshah1 / hilotof

  View on GitHub
  HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs
  ☆13Feb 9, 2019Updated 7 years ago
• chipsalliance / f4pga-bitstream-viewer

  View on GitHub
  Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
  ☆19Apr 6, 2022Updated 4 years ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 6 years ago
• phanrahan / mantle

  View on GitHub
  mantle library
  ☆44Dec 20, 2022Updated 3 years ago
• PrincetonUniversity / OPDB

  View on GitHub
  OpenPiton Design Benchmark
  ☆29Mar 6, 2023Updated 3 years ago
• stevenbell / csirx

  View on GitHub
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Jul 10, 2019Updated 7 years ago
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• xobs / spibone

  View on GitHub
  Wishbone bridge over SPI
  ☆11Nov 13, 2019Updated 6 years ago
• felixheld / photonSDI

  View on GitHub
  photonSDI - an open source SDI core
  ☆11May 26, 2021Updated 5 years ago
• jordanpui / larf

  View on GitHub
  Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems
  ☆15Jun 25, 2020Updated 6 years ago
• apertus-open-source-cinema / axiom-micro-gateware

  View on GitHub
  gateware for the main fpga, including a hispi decoder and image processing
  ☆13Sep 27, 2018Updated 7 years ago
• tsung-wei-huang / cs1410-40

  View on GitHub
  Object-Oriented Programming
  ☆12Aug 26, 2021Updated 5 years ago
• YosysHQ / yosys-plugins

  View on GitHub
  Yosys Plugins
  ☆22Jul 16, 2019Updated 7 years ago
• adamgreig / daqnet

  View on GitHub
  ☆64Jul 21, 2020Updated 6 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• litex-hub / litehyperbus

  View on GitHub
  Small footprint and configurable HyperBus core
  ☆14Jul 6, 2022Updated 4 years ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• hdl / symbolator

  View on GitHub
  Generate symbols from HDL components/modules
  ☆22Feb 6, 2023Updated 3 years ago
• xobs / valentyusb

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆12Sep 19, 2019Updated 6 years ago
• FlyGoat / cpu_gs132

  View on GitHub
  Verilog code of Loongson's GS132 core
  ☆12Dec 19, 2019Updated 6 years ago
• ehw-fit / ariths-gen

  View on GitHub
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆42Aug 15, 2025Updated last year
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• rodrigomelo9 / verifying-foss-hdl-synthesizers

  View on GitHub
  a project to check the FOSS synthesizers against vendors EDA tools
  ☆12Sep 26, 2020Updated 5 years ago
• pulp-platform / ELAU

  View on GitHub
  ☆25Jun 23, 2024Updated 2 years ago
• stdgregwar / elve

  View on GitHub
  ELVE : ELVE Logic Visualization Engine
  ☆11Jul 2, 2017Updated 9 years ago
• The-OpenROAD-Project / TritonSizer

  View on GitHub
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Mar 5, 2019Updated 7 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• ispras / hdl-benchmarks

  View on GitHub
  Collection of digital hardware modules & projects (benchmarks)
  ☆108Feb 27, 2026Updated 6 months ago
• nanamake / avr_cpu

  View on GitHub
  AVR CPU Core Implementation in Verilog HDL.
  ☆15Oct 28, 2018Updated 7 years ago
• YosysHQ / mcy

  View on GitHub
  Mutation Cover with Yosys (MCY)
  ☆97Aug 5, 2026Updated 3 weeks ago
• alessandrocapotondi / mobilenet_v1_stmcube_ai

  View on GitHub
  Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI
  ☆10Oct 25, 2019Updated 6 years ago
• pepijndevos / seqpu

  View on GitHub
  A bit-serial CPU
  ☆20Sep 29, 2019Updated 6 years ago
• The-OpenROAD-Project-Attic / ioPlacer

  View on GitHub
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆24Aug 11, 2020Updated 6 years ago
• KestrelComputer / S64X7

  View on GitHub
  64-bit MISC Architecture CPU
  ☆13Dec 13, 2016Updated 9 years ago