YosysHQ / yosys-benchLinks
Benchmarks for Yosys development
☆24Updated 5 years ago
Alternatives and similar repositories for yosys-bench
Users that are interested in yosys-bench are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆18Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- ☆36Updated 2 years ago
- ☆33Updated 2 years ago
- An automatic clock gating utility☆48Updated last month
- A Verilog Synthesis Regression Test☆37Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆22Updated 3 weeks ago
- CMake based hardware build system☆23Updated 2 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- ☆56Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Cross EDA Abstraction and Automation☆38Updated last week
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- ☆44Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆18Updated 11 months ago
- A configurable SRAM generator☆50Updated this week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 9 months ago
- mantle library☆44Updated 2 years ago