Benchmarks for Yosys development
☆25Feb 17, 2020Updated 6 years ago
Alternatives and similar repositories for yosys-bench
Users that are interested in yosys-bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Project Trellis database☆16Oct 12, 2026Updated 2 weeks ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆37Updated this week
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆18Dec 3, 2021Updated 4 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- OpenPiton Design Benchmark☆30Mar 6, 2023Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems☆16Jun 25, 2020Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- ICCAD contest - System-level FPGA Routing with Timing Division Multiplexing Technique☆13Sep 6, 2019Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆26Sep 27, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆28Feb 22, 2023Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago