YosysHQ / yosys-benchView external linksLinks
Benchmarks for Yosys development
☆24Feb 17, 2020Updated 5 years ago
Alternatives and similar repositories for yosys-bench
Users that are interested in yosys-bench are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- ☆12Feb 6, 2026Updated last week
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Updated this week
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Dec 3, 2021Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- GitHub Action allowing to run tests in the Renode framework☆20Jan 13, 2026Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆46Jan 23, 2026Updated 3 weeks ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago