YosysHQ / yosys-benchLinks
Benchmarks for Yosys development
☆24Updated 5 years ago
Alternatives and similar repositories for yosys-bench
Users that are interested in yosys-bench are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆18Updated 3 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆33Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆38Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- An automatic clock gating utility☆50Updated 4 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆56Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆15Updated 5 years ago
- ☆23Updated 3 months ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- mantle library☆44Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago