YosysHQ / yosys-benchLinks
Benchmarks for Yosys development
☆24Updated 5 years ago
Alternatives and similar repositories for yosys-bench
Users that are interested in yosys-bench are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆18Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- ☆33Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆15Updated 5 years ago
- ☆38Updated 3 years ago
- ☆56Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆87Updated this week
- ☆12Updated 5 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated 3 weeks ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- An automatic clock gating utility☆50Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- mantle library☆44Updated 2 years ago