YosysHQ / yosys-benchLinks
Benchmarks for Yosys development
☆24Updated 5 years ago
Alternatives and similar repositories for yosys-bench
Users that are interested in yosys-bench are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆18Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- ☆33Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆36Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- An automatic clock gating utility☆49Updated 2 months ago
- ☆44Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆56Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆27Updated 4 months ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago