NVlabs / iccad2020-GPUgatesimLinks
☆14Updated 5 years ago
Alternatives and similar repositories for iccad2020-GPUgatesim
Users that are interested in iccad2020-GPUgatesim are comparing it to the libraries listed below
Sorting:
- ILP SAT Detailed Router☆12Updated 5 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Fast Floating Point Operators for High Level Synthesis☆22Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆13Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- EDA wiki☆53Updated 2 years ago
- ☆33Updated 5 years ago
- DATuner Repository☆18Updated 7 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 10 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- EDA physical synthesis optimization kit☆61Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- ☆77Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆42Updated 3 months ago
- ☆19Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago