NVlabs / iccad2020-GPUgatesimLinks
☆13Updated 4 years ago
Alternatives and similar repositories for iccad2020-GPUgatesim
Users that are interested in iccad2020-GPUgatesim are comparing it to the libraries listed below
Sorting:
- ILP SAT Detailed Router☆11Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- ☆33Updated 5 years ago
- ☆21Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆12Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆14Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆14Updated this week
- Advanced Programming for Computer Design Problems☆18Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆19Updated last week
- ☆44Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆24Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year