NVlabs / iccad2020-GPUgatesimLinks
☆14Updated 5 years ago
Alternatives and similar repositories for iccad2020-GPUgatesim
Users that are interested in iccad2020-GPUgatesim are comparing it to the libraries listed below
Sorting:
- ILP SAT Detailed Router☆13Updated 5 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Updated 5 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆14Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆33Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆10Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- EDA wiki☆53Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- ☆22Updated 11 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- Fast Floating Point Operators for High Level Synthesis☆23Updated 2 years ago
- ☆20Updated 3 months ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- DATuner Repository☆17Updated 7 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- An infrastructure for integrated EDA☆42Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- ☆36Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 7 months ago