NVlabs / iccad2020-GPUgatesimLinks
☆14Updated 5 years ago
Alternatives and similar repositories for iccad2020-GPUgatesim
Users that are interested in iccad2020-GPUgatesim are comparing it to the libraries listed below
Sorting:
- ILP SAT Detailed Router☆12Updated 5 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆29Updated 3 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- ☆33Updated 5 years ago
- EDA wiki☆53Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- ☆13Updated 3 years ago
- ☆20Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- ☆44Updated 5 years ago
- OpenDesign Flow Database☆16Updated 7 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆61Updated last week
- A configurable SRAM generator☆56Updated 3 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago