A compact, configurable RISC-V core
☆13Jul 31, 2025Updated 10 months ago
Alternatives and similar repositories for eduBOS5
Users that are interested in eduBOS5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23May 18, 2026Updated 3 weeks ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆87May 8, 2026Updated last month
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆76Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated last month
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,334May 23, 2026Updated 3 weeks ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆56Jun 4, 2026Updated last week
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 11 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 7 months ago
- ☆12Apr 3, 2017Updated 9 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆264Updated this week
- ☆13Jun 2, 2026Updated last week
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆16May 30, 2026Updated 2 weeks ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 4 months ago
- ☆16May 6, 2026Updated last month
- DC-SCM LTPI Reference Implementation☆22Jan 13, 2026Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 3 weeks ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆76May 26, 2026Updated 2 weeks ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago
- ☆13Jul 27, 2025Updated 10 months ago
- ☆49Oct 19, 2023Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆19May 8, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆208May 22, 2026Updated 3 weeks ago
- ☆13May 4, 2026Updated last month
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- The libmetal module specific for use with Zephyr. This is not a mirror of the official libmetal repo.☆16May 5, 2026Updated last month
- VHDL library 4 FPGAs☆186Updated this week