tarik-ibrahimovic / eduBOS5Links
A compact, configurable RISC-V core
☆11Updated 2 months ago
Alternatives and similar repositories for eduBOS5
Users that are interested in eduBOS5 are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- ☆41Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- ☆21Updated last month
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- UART models for cocotb☆29Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- ☆13Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- APB master and slave developed in RTL.☆15Updated 2 months ago
- ☆32Updated 2 years ago
- ☆26Updated last year
- ☆12Updated 10 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆18Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week