A compact, configurable RISC-V core
☆13Jul 31, 2025Updated last year
Alternatives and similar repositories for eduBOS5
Users that are interested in eduBOS5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Oct 26, 2026Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Updated this week
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- ☆13Jun 10, 2026Updated 4 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆108Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆115Updated this week
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆101Updated this week
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆39Nov 29, 2024Updated last year
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to Gbps SerDes. Now for the first time in opensource …☆113Updated this week
- Documentation for the tinyNX33U SoM and related boards☆13Oct 8, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 6 months ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 5 years ago
- FeelApp API documentation☆10Jul 26, 2021Updated 5 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- ☆59May 17, 2021Updated 5 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- GateMate's PHY Interface for PCI Express (PIPE)☆15Oct 21, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Initial publish of Rev2 data for Tindie product page☆10Mar 28, 2023Updated 3 years ago
- Sega Master System for Tang FPGAs☆14Apr 9, 2025Updated last year
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆13Oct 17, 2026Updated 2 weeks ago
- ☆11Sep 16, 2021Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Speech Emotion Recognition using Deep Learning☆14May 24, 2021Updated 5 years ago
- ☆14Apr 11, 2018Updated 8 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆10Jul 14, 2020Updated 6 years ago
- ☆16Jul 27, 2025Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 2 weeks ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Oct 18, 2026Updated 2 weeks ago
- ☆49Oct 13, 2026Updated 2 weeks ago
- ☆13May 4, 2026Updated 5 months ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year