A compact, configurable RISC-V core
☆13Jul 31, 2025Updated 9 months ago
Alternatives and similar repositories for eduBOS5
Users that are interested in eduBOS5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22May 18, 2026Updated last week
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆86May 8, 2026Updated 2 weeks ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆69May 18, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆97May 8, 2026Updated 2 weeks ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,329May 8, 2026Updated 2 weeks ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last month
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆55Apr 22, 2026Updated last month
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 10 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆64Nov 14, 2025Updated 6 months ago
- ☆11Apr 3, 2017Updated 9 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆259Updated this week
- ☆13Apr 29, 2026Updated 3 weeks ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆16May 15, 2026Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 3 months ago
- ☆15May 6, 2026Updated 2 weeks ago
- DC-SCM LTPI Reference Implementation☆21Jan 13, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆74May 13, 2026Updated last week
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- PCIe analyzer experiments☆68May 21, 2020Updated 6 years ago
- ☆13Jul 27, 2025Updated 9 months ago
- ☆49Oct 19, 2023Updated 2 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆18May 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A linux'ish build system for System on Chip designs, based on GHDL☆13Dec 14, 2024Updated last year
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆200Apr 9, 2026Updated last month
- ☆13May 4, 2026Updated 3 weeks ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- The libmetal module specific for use with Zephyr. This is not a mirror of the official libmetal repo.☆16May 5, 2026Updated 2 weeks ago
- VHDL library 4 FPGAs☆186Updated this week