SpiceBind – spice inside HDL simulator
☆56Jun 30, 2025Updated 8 months ago
Alternatives and similar repositories for spicebind
Users that are interested in spicebind are comparing it to the libraries listed below
Sorting:
- Making cocotb testbenches that bit easier☆37Updated this week
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆50Feb 19, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆82Jan 28, 2026Updated last month
- Python interface for cross-calling with HDL☆47Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆70Feb 12, 2026Updated 2 weeks ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Parasitic Extraction for KLayout☆39Feb 20, 2026Updated last week
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A modern schematic entry and simulation program☆84Updated this week
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Updated this week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- ☆28Dec 15, 2025Updated 2 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- A data acquisition framework in Python and Verilog.☆43Updated this week
- Custom IC Design Platform☆46Updated this week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆174Dec 29, 2025Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- ☆14Mar 21, 2022Updated 3 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated last week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Jul 28, 2025Updated 7 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 12 years ago