SpiceBind – spice inside HDL simulator
☆57Jun 30, 2025Updated 8 months ago
Alternatives and similar repositories for spicebind
Users that are interested in spicebind are comparing it to the libraries listed below
Sorting:
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Hardware Description Library☆90Feb 17, 2026Updated last month
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆210Updated this week
- Python interface for cross-calling with HDL☆49Mar 14, 2026Updated last week
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- A modern schematic entry and simulation program☆87Updated this week
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆263Sep 30, 2025Updated 5 months ago
- A data acquisition framework in Python and Verilog.☆43Updated this week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆52Mar 13, 2025Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C …☆19Jul 28, 2025Updated 7 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Custom IC Design Platform☆59Updated this week
- Generic Process Design Kit for Gdsfactory☆21May 9, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆63Feb 24, 2026Updated 3 weeks ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 1, 2026Updated 2 weeks ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated last month
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- Unit testing for cocotb☆169Dec 6, 2025Updated 3 months ago
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago
- Gamma-spectroscopy of (irradiated) samples in Python☆21Mar 6, 2024Updated 2 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 11 months ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago