SpiceBind – spice inside HDL simulator
☆58Jun 30, 2025Updated 10 months ago
Alternatives and similar repositories for spicebind
Users that are interested in spicebind are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆56Apr 2, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆98May 10, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Parasitic capacitance analysis of foundry metal stackups☆18Jan 12, 2026Updated 4 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 months ago
- Parasitic Extraction for KLayout☆44May 1, 2026Updated 3 weeks ago
- Hardware Description Library☆93Feb 17, 2026Updated 3 months ago
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated 2 months ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- A modern schematic entry and simulation program☆94May 8, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Characterizer☆37Nov 19, 2025Updated 6 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆137Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆274Sep 30, 2025Updated 7 months ago
- A data acquisition framework in Python and Verilog.☆46Updated this week
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆58Mar 13, 2025Updated last year
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆66Nov 7, 2025Updated 6 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 9 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆74May 13, 2026Updated last week
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- Generic Process Design Kit for Gdsfactory☆22May 9, 2024Updated 2 years ago
- Unit testing for cocotb☆169Apr 18, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Updated this week
- WAL enables programmable waveform analysis.☆178Nov 10, 2025Updated 6 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Gamma-spectroscopy of (irradiated) samples in Python☆21Mar 6, 2024Updated 2 years ago
- RTLMeter benchmark suite☆31May 12, 2026Updated last week
- ☆33Jan 7, 2025Updated last year