SpiceBind – spice inside HDL simulator
☆58Jun 30, 2025Updated last year
Alternatives and similar repositories for spicebind
Users that are interested in spicebind are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆37Jul 23, 2026Updated 2 weeks ago
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 3, 2026Updated last week
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 2 weeks ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Custom IC Design Platform☆113Updated this week
- Characterizer☆39Jun 26, 2026Updated last month
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆82Updated this week
- Netlist API (and more) for EDA flow development☆157Updated this week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated last year
- Custom IC Creator Simulation tools☆27Updated this week
- Open-source PDK version manager☆57Jul 9, 2026Updated last month
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆152Jun 16, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- Digital logic benchmark suite☆81Aug 3, 2026Updated last week
- Hardware Description Library☆96Feb 17, 2026Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Analog Circuit Simulator☆25Sep 6, 2024Updated last year
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 7 months ago
- Development repository for openEMS workflow for IHP SG13G2☆66Jul 12, 2026Updated 3 weeks ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆42Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- ☆37Updated this week
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- Digital Design Equivalence Checking☆92Updated this week
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆60Jul 14, 2026Updated 3 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆252Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 6 months ago
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆58Jul 25, 2026Updated 2 weeks ago