SpiceBind – spice inside HDL simulator
☆58Jun 30, 2025Updated last year
Alternatives and similar repositories for spicebind
Users that are interested in spicebind are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆37Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Jun 7, 2026Updated last month
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Custom IC Design Platform☆106Updated this week
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆80Updated this week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago
- Custom IC Creator Simulation tools☆28Jun 22, 2026Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Open-source PDK version manager☆56Jul 9, 2026Updated last week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- ☆148Jun 16, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- Digital logic benchmark suite☆69Updated this week
- Hardware Description Library☆95Feb 17, 2026Updated 5 months ago
- Netlist API (and more) for EDA flow development☆149Updated this week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Development repository for openEMS workflow for IHP SG13G2☆64Jul 12, 2026Updated last week
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 10 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 2 weeks ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 6 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆42Jun 22, 2025Updated last year
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆36Jul 13, 2026Updated last week
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆54Jul 14, 2026Updated last week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- Digital Design Equivalence Checking☆78Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago