HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI
☆75Sep 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for spicebind
Users that are interested in spicebind are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Sep 10, 2026Updated last month
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆33Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Custom IC Design Platform☆124Updated this week
- Characterizer☆39Aug 26, 2026Updated last month
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆88Aug 10, 2026Updated 2 months ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Custom IC Creator Simulation tools☆27Aug 14, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- Fabric generator and CAD tools graphical frontend☆19Updated this week
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Open-source PDK version manager☆67Updated this week
- ☆168Aug 19, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Digital logic benchmark suite☆88Sep 28, 2026Updated last week
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated 2 years ago
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆32Jun 5, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated last month
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 7 months ago
- Development repository for openEMS workflow for IHP SG13G2☆75Updated this week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆45Aug 8, 2026Updated 2 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- wafer.space GF180MCU Run 1☆42Updated this week
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 9 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- ☆48Updated this week
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆72Updated this week
- Digital Design Equivalence Checking☆110Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago