HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI
☆76Sep 22, 2026Updated last month
Alternatives and similar repositories for spicebind
Users that are interested in spicebind are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- ☆42Oct 16, 2026Updated 2 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- RTLMeter benchmark suite☆34Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- 📸 ADCs for faster image sensors☆13Updated this week
- Custom IC Design Platform☆124Updated this week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- IHP Open Access PDK☆18Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- GUI for gds2palace RFIC FEM simulation worklow☆35Oct 21, 2026Updated last week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Circuit Automatic Characterization Engine☆16Sep 24, 2026Updated last month
- Development repository for openEMS workflow for IHP SG13G2☆77Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- Characterizer☆39Aug 26, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆172Updated this week
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 2 weeks ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆73Updated this week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- wafer.space GF180MCU Run 1☆42Updated this week
- An innovative Verilog-A compiler - reloaded☆53Updated this week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆91Oct 21, 2026Updated last week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- A simple 5-transistor OTA.☆12Jun 27, 2025Updated last year
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- ☆50Updated this week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- HeiChips 2026 LibreLane Workshop☆16Aug 7, 2026Updated 2 months ago