Structural Netlist API (and more) for EDA post synthesis flow development
☆135Mar 22, 2026Updated this week
Alternatives and similar repositories for naja
Users that are interested in naja are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- ☆106Updated this week
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- SystemVerilog frontend for Yosys☆210Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last month
- ☆21Mar 19, 2026Updated last week
- ☆36Updated this week
- Datasets for EDA LLM research☆39Jan 17, 2025Updated last year
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Coriolis VLSI EDA Tool (LIP6)☆83Jan 25, 2026Updated 2 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆223Updated this week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 8 months ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- ☆86Updated this week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- ☆59Jul 11, 2025Updated 8 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hardware Description Library☆90Feb 17, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- ☆24Jun 23, 2024Updated last year
- Making cocotb testbenches that bit easier☆38Feb 28, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆989Updated this week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆336Dec 2, 2025Updated 3 months ago
- ☆33Jan 7, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆59Mar 31, 2025Updated 11 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- KLayout Web Viewer☆33Feb 21, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆38Mar 17, 2026Updated last week