Netlist API (and more) for EDA flow development
☆143Jun 26, 2026Updated last week
Alternatives and similar repositories for naja
Users that are interested in naja are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 3 months ago
- Logic circuit analysis and optimization☆51Feb 2, 2026Updated 5 months ago
- ☆115Jun 27, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- SystemVerilog frontend for Yosys☆233Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 4 months ago
- ☆24Updated this week
- ☆37Apr 22, 2026Updated 2 months ago
- Coriolis VLSI EDA Tool (LIP6)☆89Jun 17, 2026Updated 2 weeks ago
- Datasets for EDA LLM research☆45Jan 17, 2025Updated last year
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- LEC - Logic Equivalence Checking - Formal Verification☆49Updated this week
- Interchange formats for chip design.☆39Feb 15, 2026Updated 4 months ago
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆276Updated this week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated 11 months ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- ☆62Mar 31, 2025Updated last year
- ☆61Jul 11, 2025Updated 11 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- ☆116Jun 22, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Jun 28, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆106Jun 27, 2026Updated last week
- Hardware Description Library☆95Feb 17, 2026Updated 4 months ago
- ☆46Jun 3, 2026Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 4 months ago
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆358Dec 2, 2025Updated 7 months ago
- ☆33Jan 7, 2025Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- KLayout Web Viewer☆34Jun 5, 2026Updated 3 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- design and verification of asynchronous circuits☆51Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year