najaeda / naja
Structural Netlist API (and more) for EDA post synthesis flow development
☆85Updated this week
Alternatives and similar repositories for naja:
Users that are interested in naja are comparing it to the libraries listed below
- An automatic clock gating utility☆43Updated 6 months ago
- A SystemVerilog source file pickler.☆54Updated 3 months ago
- SystemVerilog frontend for Yosys☆69Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 8 months ago
- Framework Open EDA Gui☆63Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆59Updated this week
- WAL enables programmable waveform analysis.☆142Updated last week
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆38Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- Hardware Description Library☆73Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 2 months ago
- Prefix tree adder space exploration library☆57Updated 2 months ago
- ☆31Updated 3 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆99Updated last week
- Library of open source Process Design Kits (PDKs)☆32Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- ☆36Updated 3 months ago
- Raptor end-to-end FPGA Compiler and GUI☆73Updated last month
- FPGA tool performance profiling☆102Updated 11 months ago
- ☆31Updated 3 months ago
- ☆40Updated 5 years ago
- 👾 Design ∪ Hardware☆73Updated 2 months ago
- Qrouter detail router for digital ASIC designs☆56Updated 3 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆35Updated this week
- Hardware generator debugger☆73Updated 11 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆43Updated 4 years ago
- ☆45Updated last month
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated this week