najaeda / najaLinks
Structural Netlist API (and more) for EDA post synthesis flow development
☆123Updated last week
Alternatives and similar repositories for naja
Users that are interested in naja are comparing it to the libraries listed below
Sorting:
- Coriolis VLSI EDA Tool (LIP6)☆75Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆33Updated 11 months ago
- SystemVerilog frontend for Yosys☆184Updated this week
- An automatic clock gating utility☆51Updated 8 months ago
- Hardware Description Library☆88Updated 8 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆143Updated last week
- A SystemVerilog source file pickler.☆60Updated last year
- ☆58Updated 8 months ago
- WAL enables programmable waveform analysis.☆163Updated last month
- Fabric generator and CAD tools.☆214Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 10 months ago
- Raptor end-to-end FPGA Compiler and GUI☆91Updated last year
- Library of open source Process Design Kits (PDKs)☆61Updated last week
- ☆97Updated this week
- ☆31Updated last month
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆49Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- ☆44Updated 10 months ago
- ☆85Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated 2 weeks ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- ☆44Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago