Alternatives and similar repositories for naja

Users that are interested in naja are comparing it to the libraries listed below

• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆65Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆78Updated 5 months ago
• pulp-platform / svase
  ☆31Updated 4 months ago
• pulp-platform / cheshire-ihp130-o
  ☆40Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆106Updated this week
• efabless / chipignite-resources
  ☆79Updated 2 years ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆90Updated this week
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last month
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 6 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year
• aolofsson / POSH
  ☆44Updated 5 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆65Updated 5 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆28Updated 2 weeks ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆116Updated last month
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• efabless / caravel_user_project_analog
  ☆46Updated 3 months ago
• efabless / mpw_precheck
  ☆39Updated 2 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆58Updated 4 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆91Updated 3 years ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated this week
• parallaxsw / OpenSTA
  ☆67Updated this week
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 3 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated 3 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆78Updated last month
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆64Updated this week