Alternatives and similar repositories for naja:

Users that are interested in naja are comparing it to the libraries listed below

• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆63Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆96Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last week
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆91Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• pulp-platform / svase
  ☆31Updated 3 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated 11 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆78Updated 4 months ago
• efabless / mpw_precheck
  ☆38Updated 2 months ago
• efabless / caravel_user_project_analog
  ☆45Updated 2 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆39Updated last week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆57Updated 3 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆74Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆78Updated 2 weeks ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆113Updated last year
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆61Updated last week
• pulp-platform / cheshire-ihp130-o
  ☆35Updated 3 weeks ago
• efabless / chipignite-resources
  ☆79Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆54Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 weeks ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆64Updated 4 months ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆62Updated 3 weeks ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 5 months ago
• aolofsson / POSH
  ☆43Updated 5 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆115Updated 2 weeks ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆46Updated 5 months ago