Netlist API (and more) for EDA flow development
☆163Sep 23, 2026Updated this week
Alternatives and similar repositories for naja
Users that are interested in naja are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated last week
- Digital Design Equivalence Checking☆111Updated this week
- RTLMeter benchmark suite☆33Updated this week
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago
- ☆129Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- ☆27Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆71Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 3 weeks ago
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆115Updated this week
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆36Apr 22, 2026Updated 5 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 24, 2026Updated last month
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆284Aug 21, 2026Updated last month
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆300Updated this week
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last week