Netlist API (and more) for EDA flow development
☆159Aug 12, 2026Updated this week
Alternatives and similar repositories for naja
Users that are interested in naja are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated 2 weeks ago
- Digital Design Equivalence Checking☆97Updated this week
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 6 months ago
- ☆126Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- ☆24Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆92Aug 5, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆27Feb 24, 2026Updated 5 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆114Updated this week
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆36Apr 22, 2026Updated 3 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆259Updated this week
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆284Updated this week
- SystemVerilog file list pruner☆19Aug 2, 2026Updated last week
- ☆25Jun 23, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆787Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- Hardware Description Library☆96Feb 17, 2026Updated 5 months ago
- ☆110Jun 20, 2025Updated last year
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- Characterizer☆39Jun 26, 2026Updated last month
- SystemVerilog compiler and language services☆1,115Updated this week
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆82Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆508Updated this week
- ☆33Jan 7, 2025Updated last year
- ☆47Jul 31, 2026Updated 2 weeks ago
- SystemVerilog (IEEE 1800-2017) Simulator☆71Updated this week
- design and verification of asynchronous circuits☆51Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆367Dec 2, 2025Updated 8 months ago