najaeda / naja

Related projects ⓘ

Alternatives and complementary repositories for naja

• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 6 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 4 months ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆47Updated last week
• pulp-platform / svase
  ☆29Updated 2 months ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆51Updated this week
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆95Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆52Updated last month
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆84Updated 2 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆55Updated this week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆60Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆69Updated this week
• aolofsson / POSH
  ☆39Updated 4 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆55Updated last year
• efabless / mpw_precheck
  ☆36Updated last month
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• chipsalliance / UHDM-integration-tests
  ☆30Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆55Updated last week
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆110Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 9 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 weeks ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• IntelLabs / FloorSet
  ☆53Updated last month
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆20Updated 5 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆138Updated last month
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆39Updated 4 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆69Updated 2 months ago