Alternatives and similar repositories for naja

Users that are interested in naja are comparing it to the libraries listed below

• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆77Updated last week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆52Updated 9 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆194Updated last week
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 10 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆65Updated last week
• openecos-projects / icsprout55-pdk
  55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
  ☆166Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆215Updated this week
• pulp-platform / svase
  ☆33Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆94Updated last year
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆164Updated 2 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆50Updated last year
• aolofsson / POSH
  ☆44Updated 6 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆99Updated 3 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated last year
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆63Updated 4 years ago
• aignacio / nox
  RISC-V Nox core
  ☆71Updated 6 months ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated last year
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆44Updated 2 years ago
• parallaxsw / OpenSTA
  ☆98Updated last week
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆45Updated last week
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆122Updated 4 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆226Updated 10 months ago
• chipfoundry / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆75Updated 2 months ago