zeroasiccorp / switchboard
Communication framework for RTL simulation and emulation.
☆262Updated this week
Related projects ⓘ
Alternatives and complementary repositories for switchboard
- Universal Memory Interface (UMI)☆141Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆271Updated this week
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- ☆295Updated last year
- RISC-V 32-bit microcontroller developed in Verilog☆158Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- FOSS Flow For FPGA☆361Updated last month
- Opensource DDR3 Controller☆212Updated this week
- A huge VHDL library for FPGA development☆347Updated this week
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆123Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆209Updated this week
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆140Updated 4 months ago
- Open-source FPGA research and prototyping framework.☆195Updated 3 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆250Updated last month
- Fabric generator and CAD tools☆148Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆88Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆169Updated 10 months ago
- Raptor end-to-end FPGA Compiler and GUI☆65Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆402Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆150Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆216Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆73Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆108Updated this week
- ☆161Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆110Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆199Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago