Communication framework for RTL simulation and emulation.
☆316Aug 3, 2026Updated last week
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆162Aug 3, 2026Updated last week
- Modular hardware build system☆1,198Updated this week
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Open-source RTL logic simulator with CUDA acceleration☆291Sep 30, 2025Updated 10 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated 2 weeks ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- ☆22Aug 3, 2026Updated last week
- SystemVerilog (IEEE 1800-2017) Simulator☆71Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆139Jul 21, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An abstraction library for interfacing EDA tools☆786Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆741Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated 2 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆28Nov 26, 2025Updated 8 months ago
- A configurable RTL to bitstream FPGA toolchain☆63Aug 3, 2026Updated last week
- A tool for synthesizing Verilog programs☆118Aug 25, 2025Updated 11 months ago
- Netlist API (and more) for EDA flow development☆157Updated this week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 6 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog compiler and language services☆1,108Updated this week
- Filelist generator☆21Jun 23, 2026Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 3 weeks ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 5 months ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- The UVM written in Python☆564Updated this week