Communication framework for RTL simulation and emulation.
☆314Jul 21, 2026Updated this week
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆162Updated this week
- Modular hardware build system☆1,189Updated this week
- high-performance RTL simulator☆195Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source RTL logic simulator with CUDA acceleration☆287Sep 30, 2025Updated 9 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- ☆21Updated this week
- SystemVerilog (IEEE 1800-2017) Simulator☆62Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆136Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 6, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆487Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆737Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- SystemVerilog design elaborator into word-level netlist form☆240Updated this week
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,438Jul 2, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆28Nov 26, 2025Updated 7 months ago
- A configurable RTL to bitstream FPGA toolchain☆63Updated this week
- A tool for synthesizing Verilog programs☆115Aug 25, 2025Updated 10 months ago
- Netlist API (and more) for EDA flow development☆149Updated this week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 5 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog compiler and language services☆1,089Updated this week
- Filelist generator☆21Jun 23, 2026Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated last week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 4 months ago
- Web-based HDL diagramming tool☆85May 1, 2023Updated 3 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- The UVM written in Python☆560Updated this week