Communication framework for RTL simulation and emulation.
☆324Sep 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆170Sep 28, 2026Updated 2 weeks ago
- Modular hardware build system☆1,230Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- RTLMeter benchmark suite☆34Updated this week
- ☆23Sep 28, 2026Updated 2 weeks ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆95Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open-source HDL register code generator fast enough to run in real time.☆91Oct 6, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆492Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆751Updated this week
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 8 months ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated 2 weeks ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 10 months ago
- A configurable RTL to bitstream FPGA toolchain☆64Sep 28, 2026Updated 2 weeks ago
- A tool for synthesizing Verilog programs☆124Aug 25, 2025Updated last year
- Netlist API (and more) for EDA flow development☆165Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,161Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Filelist generator☆21Sep 14, 2026Updated 3 weeks ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 2 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- The UVM written in Python☆572Oct 6, 2026Updated last week