Alternatives and similar repositories for switchboard

Users that are interested in switchboard are comparing it to the libraries listed below

• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated last week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆404Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆194Updated last week
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆345Updated 6 months ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆250Updated 3 years ago
• mattvenn / awesome-opensource-asic-resources
  ☆339Updated 2 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆185Updated 4 months ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆187Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆147Updated 3 months ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆208Updated last year
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆155Updated last month
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆228Updated 4 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆84Updated 8 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆131Updated last week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆276Updated last year
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆283Updated last week
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆313Updated 6 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆153Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆289Updated 6 months ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆215Updated 6 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆278Updated last week
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆81Updated 4 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆229Updated this week
• HDLForBeginners / Examples
  ☆99Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆209Updated 5 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆120Updated last month
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆108Updated last week
• chipsalliance / silicon-notebooks
  ☆171Updated 2 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆217Updated 10 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆293Updated this week