Communication framework for RTL simulation and emulation.
☆311May 5, 2026Updated 2 weeks ago
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆159May 13, 2026Updated last week
- Modular hardware build system☆1,158Updated this week
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Apr 15, 2026Updated last month
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆481May 7, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆719May 14, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- A configurable RTL to bitstream FPGA toolchain☆61Apr 24, 2026Updated 3 weeks ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 3 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆137Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆178Nov 10, 2025Updated 6 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A tool for synthesizing Verilog programs☆114Aug 25, 2025Updated 8 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 3 months ago
- Open-source RTL logic simulator with CUDA acceleration☆274Sep 30, 2025Updated 7 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Filelist generator☆21Apr 23, 2026Updated 3 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆124May 15, 2026Updated last week
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆318Mar 6, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 2 months ago
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated 2 weeks ago
- Library of open source PDKs☆77Apr 13, 2026Updated last month
- The UVM written in Python☆538Apr 27, 2026Updated 3 weeks ago