Communication framework for RTL simulation and emulation.
☆311Apr 28, 2026Updated this week
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆158Apr 16, 2026Updated 2 weeks ago
- Modular hardware build system☆1,154Updated this week
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆21Apr 15, 2026Updated 2 weeks ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated last month
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆476Apr 17, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆716Apr 20, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- A configurable RTL to bitstream FPGA toolchain☆59Apr 24, 2026Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆73Feb 12, 2026Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Apr 25, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆177Nov 10, 2025Updated 5 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tool for synthesizing Verilog programs☆113Aug 25, 2025Updated 8 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆272Sep 30, 2025Updated 7 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Filelist generator☆20Apr 23, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆124Apr 13, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,014Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated last month
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Making cocotb testbenches that bit easier☆38Feb 28, 2026Updated 2 months ago
- SystemVerilog frontend for Yosys☆215Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- Library of open source PDKs☆73Apr 13, 2026Updated 2 weeks ago
- The UVM written in Python☆534Apr 20, 2026Updated last week