Communication framework for RTL simulation and emulation.
☆311Apr 6, 2026Updated this week
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆157Mar 30, 2026Updated last week
- Modular hardware build system☆1,142Updated this week
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆21Mar 12, 2026Updated 3 weeks ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated last month
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆714Mar 28, 2026Updated 2 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- A configurable RTL to bitstream FPGA toolchain☆58Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated last month
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Apr 4, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆170Nov 10, 2025Updated 5 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 3 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A tool for synthesizing Verilog programs☆113Aug 25, 2025Updated 7 months ago
- Open-source RTL logic simulator with CUDA acceleration☆264Sep 30, 2025Updated 6 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆119Mar 25, 2026Updated 2 weeks ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Filelist generator☆20Mar 31, 2026Updated last week
- SystemVerilog compiler and language services☆1,002Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- Making cocotb testbenches that bit easier☆38Feb 28, 2026Updated last month
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- Library of open source PDKs☆71Mar 30, 2026Updated last week
- The UVM written in Python☆520Mar 30, 2026Updated last week