Communication framework for RTL simulation and emulation.
☆308Feb 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below
Sorting:
- Universal Memory Interface (UMI)☆157Feb 20, 2026Updated last week
- Modular hardware build system☆1,130Updated this week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆471Jan 18, 2026Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆701Feb 23, 2026Updated last week
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- ☆21Feb 20, 2026Updated last week
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- A configurable RTL to bitstream FPGA toolchain☆56Jan 19, 2026Updated last month
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- SystemVerilog compiler and language services☆961Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- A tool for synthesizing Verilog programs☆110Aug 25, 2025Updated 6 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- Filelist generator☆20Feb 3, 2026Updated 3 weeks ago
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- Making cocotb testbenches that bit easier☆37Updated this week
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 2 weeks ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Demo SoC for SiliconCompiler.☆62Jan 28, 2026Updated last month
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- The UVM written in Python☆502Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆70Feb 12, 2026Updated 2 weeks ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago