zeroasiccorp / switchboard
Communication framework for RTL simulation and emulation.
☆262Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for switchboard
- Universal Memory Interface (UMI)☆140Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆265Updated this week
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated this week
- Opensource DDR3 Controller☆203Updated last week
- ☆293Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆168Updated 9 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆207Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆265Updated 7 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆194Updated this week
- FOSS Flow For FPGA☆359Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆206Updated 8 months ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- SystemVerilog synthesis tool☆168Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- ☆269Updated last month
- A huge VHDL library for FPGA development☆345Updated this week
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆138Updated 3 months ago
- Fabric generator and CAD tools☆148Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆109Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆122Updated 3 weeks ago
- RISC-V 32-bit microcontroller developed in Verilog☆156Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆218Updated 11 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆89Updated 3 months ago
- ☆160Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆212Updated this week
- It contains a curated list of awesome RISC-V Resources.☆160Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆287Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆338Updated this week
- VeeR EL2 Core☆252Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆105Updated this week