zeroasiccorp / switchboard
Communication framework for RTL simulation and emulation.
☆265Updated this week
Alternatives and similar repositories for switchboard:
Users that are interested in switchboard are comparing it to the libraries listed below
- Universal Memory Interface (UMI)☆142Updated this week
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆150Updated 2 months ago
- Fabric generator and CAD tools☆155Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆300Updated this week
- Opensource DDR3 Controller☆242Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆255Updated this week
- FOSS Flow For FPGA☆368Updated 2 weeks ago
- SystemVerilog synthesis tool☆176Updated this week
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆304Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆408Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆221Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆271Updated 9 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆76Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆171Updated last year
- ☆306Updated last year
- CORE-V Family of RISC-V Cores☆216Updated 11 months ago
- Example LED blinking project for your FPGA dev board of choice☆168Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆154Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆142Updated 7 months ago
- Self checking RISC-V directed tests☆96Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆138Updated 7 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆93Updated 6 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆104Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆124Updated last month
- ☆84Updated last year
- https://caravel-user-project.readthedocs.io☆187Updated 3 weeks ago
- Open Logic FPGA Standard Library☆411Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆62Updated 9 years ago
- Raptor end-to-end FPGA Compiler and GUI☆72Updated last month