Communication framework for RTL simulation and emulation.
☆325Oct 26, 2026Updated this week
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆171Oct 26, 2026Updated last week
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Modular hardware build system☆1,239Updated this week
- Generate a website from markdown with a minimum of fuss.☆13Nov 15, 2025Updated 11 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆496Updated this week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆166Updated this week
- SystemVerilog compiler and language services☆1,174Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- ☆23Sep 28, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Digital Design Equivalence Checking☆114Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆755Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated last month
- A configurable RTL to bitstream FPGA toolchain☆65Oct 26, 2026Updated last week
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated 2 weeks ago
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- C++HDL (Hardware Description Language)☆54Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 11 months ago
- FPGA synthesis tool☆146Oct 13, 2026Updated 2 weeks ago
- Filelist generator☆21Oct 14, 2026Updated 2 weeks ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆123Updated this week