Communication framework for RTL simulation and emulation.
☆320Aug 3, 2026Updated 3 weeks ago
Alternatives and similar repositories for switchboard
Users that are interested in switchboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆162Updated this week
- Modular hardware build system☆1,204Updated this week
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open-source RTL logic simulator with CUDA acceleration☆294Sep 30, 2025Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆473Updated this week
- RTLMeter benchmark suite☆32Updated this week
- ☆23Aug 11, 2026Updated 3 weeks ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- SpiceBind – spice inside HDL simulator☆58Aug 14, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 3 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆143Aug 23, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Aug 25, 2026Updated last week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆746Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 6 months ago
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated 2 weeks ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆29Nov 26, 2025Updated 9 months ago
- A configurable RTL to bitstream FPGA toolchain☆63Aug 10, 2026Updated 3 weeks ago
- A tool for synthesizing Verilog programs☆122Aug 25, 2025Updated last year
- Netlist API (and more) for EDA flow development☆160Updated this week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 6 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,124Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Filelist generator☆21Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated last month
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 3 weeks ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- The UVM written in Python☆568Updated this week
- Coverview☆33Updated this week