os-fpga / RaptorLinks
Raptor end-to-end FPGA Compiler and GUI
☆85Updated 9 months ago
Alternatives and similar repositories for Raptor
Users that are interested in Raptor are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- Universal Memory Interface (UMI)☆153Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- Framework Open EDA Gui☆69Updated 9 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- RISC-V Nox core☆68Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- WAL enables programmable waveform analysis.☆157Updated 4 months ago
- ☆53Updated 6 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- FuseSoC standard core library☆147Updated 4 months ago
- A pipelined RISC-V processor☆61Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆118Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- Fixed point math library for SystemVerilog☆36Updated 10 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- Fabric generator and CAD tools.☆198Updated last week
- An automatic clock gating utility☆50Updated 5 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆65Updated this week
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 8 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout