Alternatives and similar repositories for Raptor

Users that are interested in Raptor are comparing it to the libraries listed below

• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated 2 weeks ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆105Updated last week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆119Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• aignacio / nox
  RISC-V Nox core
  ☆68Updated last month
• pulp-platform / cheshire-ihp130-o
  ☆49Updated 4 months ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆65Updated 7 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated last month
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆50Updated last week
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆68Updated 8 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆106Updated last week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆112Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆85Updated 2 weeks ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆117Updated last year
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆46Updated 2 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆87Updated last month
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆109Updated last month
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 4 months ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆55Updated 4 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆151Updated last week
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆52Updated 3 weeks ago
• librelane / librelane
  ASIC implementation flow infrastructure
  ☆80Updated last week
• kiwih / qtcore-C1
  ☆45Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆94Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 10 months ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆78Updated last week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆69Updated 3 weeks ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆132Updated last week