Raptor end-to-end FPGA Compiler and GUI
☆96Dec 11, 2024Updated last year
Alternatives and similar repositories for Raptor
Users that are interested in Raptor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆64Updated this week
- A flexible and scalable development platform for modern FPGA projects.☆41Mar 16, 2026Updated last week
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆12Dec 22, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆15Sep 23, 2020Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Mar 17, 2026Updated last week
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 3 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 11 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- SystemVerilog frontend for Yosys☆210Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆13Dec 5, 2019Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆29Jan 17, 2026Updated 2 months ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆40Jul 3, 2023Updated 2 years ago
- An Open-source FPGA IP Generator☆1,062Updated this week
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆31Oct 2, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Open-source RTL logic simulator with CUDA acceleration☆264Sep 30, 2025Updated 5 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆223Updated this week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- Modular hardware build system☆1,134Updated this week
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 3 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 7 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago