Raptor end-to-end FPGA Compiler and GUI
☆99Dec 11, 2024Updated last year
Alternatives and similar repositories for Raptor
Users that are interested in Raptor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆12Dec 22, 2020Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 6 months ago
- A flexible and scalable development platform for modern FPGA projects.☆47Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- ☆15Sep 23, 2020Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Online viewer of Xschem schematic files☆33Dec 14, 2025Updated 8 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 4 months ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Jul 7, 2026Updated last month
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 6 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆13Dec 5, 2019Updated 6 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- An Open-source FPGA IP Generator☆1,133Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆37Dec 24, 2020Updated 5 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆30Oct 2, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆132Updated this week
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Modular hardware build system☆1,198Updated this week
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 3 years ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆72Jun 5, 2026Updated 2 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆63Jul 11, 2025Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆41Jul 3, 2023Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago