os-fpga / RaptorLinks
Raptor end-to-end FPGA Compiler and GUI
☆87Updated 10 months ago
Alternatives and similar repositories for Raptor
Users that are interested in Raptor are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Universal Memory Interface (UMI)☆153Updated this week
- Framework Open EDA Gui☆69Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- Fixed point math library for SystemVerilog☆36Updated 11 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- RISC-V Nox core☆68Updated 3 months ago
- A pipelined RISC-V processor☆62Updated last year
- SAR ADC on tiny tapeout☆43Updated 8 months ago
- ☆57Updated 6 months ago
- WAL enables programmable waveform analysis.☆157Updated last week
- FPGA tool performance profiling☆102Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 3 months ago
- Library of open source Process Design Kits (PDKs)☆56Updated 2 weeks ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- A SystemVerilog source file pickler.☆60Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year