IntelLabs / FloorSetLinks
☆74Updated last month
Alternatives and similar repositories for FloorSet
Users that are interested in FloorSet are comparing it to the libraries listed below
Sorting:
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 6 months ago
- ☆24Updated last year
- ☆81Updated last month
- GPU-based logic synthesis tool☆86Updated last month
- IDEA project source files☆107Updated 8 months ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆88Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆31Updated 3 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- DATC RDF☆50Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- ☆34Updated 2 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- ☆45Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆105Updated 5 years ago
- ☆51Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆53Updated 6 months ago
- ☆52Updated 2 months ago
- ☆30Updated last year
- The first version of TritonPart☆28Updated last year
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- ☆23Updated 8 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago