IntelLabs / FloorSetLinks
☆77Updated 4 months ago
Alternatives and similar repositories for FloorSet
Users that are interested in FloorSet are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆88Updated 4 months ago
- ☆27Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- DATC RDF☆50Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- EDA physical synthesis optimization kit☆62Updated last year
- UCSD Detailed Router☆91Updated 4 years ago
- ☆91Updated 4 months ago
- ☆54Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- The first version of TritonPart☆29Updated last year
- ☆31Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Artificial Netlist Generator☆43Updated last year
- ☆23Updated 11 months ago
- IDEA project source files☆108Updated last week
- ☆35Updated 2 years ago
- ☆39Updated 2 years ago
- ☆31Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆26Updated 4 years ago
- ☆61Updated last month