☆84Jan 5, 2026Updated 2 months ago
Alternatives and similar repositories for FloorSet
Users that are interested in FloorSet are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 9 months ago
- ☆100Jun 20, 2025Updated 9 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- ☆25Dec 8, 2025Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆143Feb 27, 2023Updated 3 years ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- ☆59Jan 19, 2026Updated 2 months ago
- ☆15Jun 30, 2024Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- ☆17May 18, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆159Jul 12, 2023Updated 2 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆46May 21, 2025Updated 10 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Artificial Netlist Generator☆46Mar 19, 2024Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆263Sep 30, 2025Updated 5 months ago
- The first version of TritonPart☆33Jan 2, 2024Updated 2 years ago
- ☆10Apr 8, 2025Updated 11 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆20Aug 13, 2025Updated 7 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆79Jan 15, 2026Updated 2 months ago
- TBD☆15Feb 6, 2025Updated last year
- Deep learning toolkit-enabled VLSI placement☆956Feb 19, 2026Updated last month
- ☆19Nov 29, 2022Updated 3 years ago
- ☆13Jul 25, 2024Updated last year
- ☆19Oct 28, 2024Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Aug 10, 2020Updated 5 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 weeks ago