☆81Jan 5, 2026Updated last month
Alternatives and similar repositories for FloorSet
Users that are interested in FloorSet are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Jun 14, 2025Updated 8 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆96Jun 20, 2025Updated 8 months ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- ☆26Dec 8, 2025Updated 2 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆59Jan 19, 2026Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Updated this week
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- ☆21Jun 23, 2024Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- EPFL logic synthesis benchmarks☆228Nov 18, 2025Updated 3 months ago
- ☆32Dec 16, 2021Updated 4 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- ☆13Jul 25, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- ☆15Jun 30, 2024Updated last year
- ☆10Apr 8, 2025Updated 10 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- ☆158Jul 12, 2023Updated 2 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆943Feb 19, 2026Updated last week
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆283Dec 8, 2025Updated 2 months ago
- Code release of "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design", DAC 2023. https://arxiv.org/pdf/2302.…☆31Sep 3, 2024Updated last year