Gy-Hu / E-Syn2Links
E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
☆22Updated 4 months ago
Alternatives and similar repositories for E-Syn2
Users that are interested in E-Syn2 are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Hardware Formal Verification Tool☆69Updated last week
- Random Generator of Btor2 Files☆10Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- Synthesis of loop-free programs☆20Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated last week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆112Updated 2 weeks ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated this week
- ☆12Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated last month
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- ☆19Updated last year
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆133Updated this week
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- An advanced circuit-based sat solver☆35Updated 8 months ago
- work in progress, playing around with btor2 in rust☆12Updated last week
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- ☆20Updated last year
- Reads a state transition system and performs property checking☆88Updated last month
- A tool for checking the contract satisfaction for hardware designs☆11Updated last week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 6 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month