Gy-Hu / E-Syn2Links
E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
☆22Updated 4 months ago
Alternatives and similar repositories for E-Syn2
Users that are interested in E-Syn2 are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆38Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 5 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Hardware Formal Verification Tool☆73Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated this week
- Pono: A flexible and extensible SMT-based model checker☆116Updated this week
- Synthesis of loop-free programs☆20Updated this week
- An advanced circuit-based sat solver☆35Updated 8 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆33Updated 7 months ago
- work in progress, playing around with btor2 in rust☆12Updated this week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 7 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated last week
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆134Updated last week
- ☆50Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 2 months ago
- A generic parser and tool package for the BTOR2 format.☆43Updated 2 months ago
- ☆12Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 9 months ago
- Connecting bv_decide to SMTLIB.☆13Updated 2 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 4 months ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- ☆19Updated last year