Gy-Hu / E-Syn2Links
E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
☆21Updated 2 months ago
Alternatives and similar repositories for E-Syn2
Users that are interested in E-Syn2 are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- Hardware Formal Verification Tool☆66Updated 2 weeks ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 5 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- Control Logic Synthesis: Drawing the Rest of the OWL☆12Updated last year
- ☆12Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 10 months ago
- ☆19Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 2 weeks ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 2 months ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated this week
- Synthesis of loop-free programs☆20Updated this week
- A generic parser and tool package for the BTOR2 format.☆42Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 5 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- Integer Multiplier Generator for Verilog☆23Updated 2 months ago
- A tool for checking the contract satisfaction for hardware designs☆11Updated this week
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- ☆17Updated 7 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 6 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- ☆18Updated last year
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆127Updated this week