E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
☆29Jun 23, 2025Updated last year
Alternatives and similar repositories for E-Syn2
Users that are interested in E-Syn2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 6 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 3 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆16Aug 13, 2022Updated 3 years ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆22Jan 28, 2026Updated 5 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Connecting bv_decide to SMTLIB.☆15Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated 3 months ago
- ☆20Jan 2, 2026Updated 6 months ago
- E-Graph library☆23Apr 4, 2024Updated 2 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- static symmetry breaking for SAT☆21May 26, 2026Updated last month
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- A circuit-based Boolean satisfiability (SAT) solver☆19Jan 12, 2026Updated 6 months ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago