Gy-Hu / E-Syn2Links
E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
☆25Updated 6 months ago
Alternatives and similar repositories for E-Syn2
Users that are interested in E-Syn2 are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- ☆32Updated 3 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Synthesis of loop-free programs☆20Updated 3 weeks ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- An advanced circuit-based sat solver☆36Updated 10 months ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Hardware Formal Verification Tool☆80Updated this week
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated last month
- ☆19Updated last year
- Pono: A flexible and extensible SMT-based model checker☆117Updated 3 weeks ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- ☆12Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆45Updated 3 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 9 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated last week
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆139Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆100Updated this week
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆137Updated last month
- MLIR+EqSat☆21Updated 4 months ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆22Updated last month
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- Egraphs Modulo Theories☆18Updated 6 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago