[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆34May 4, 2025Updated last year
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆64Sep 4, 2025Updated 10 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆60Apr 2, 2026Updated 4 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- ☆18Feb 25, 2026Updated 5 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 2 weeks ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆47Jul 22, 2026Updated last week
- ☆60Jan 19, 2026Updated 6 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆37Updated this week
- ☆108Jun 20, 2025Updated last year
- ☆97Nov 12, 2025Updated 8 months ago
- ☆19Jan 13, 2026Updated 6 months ago
- ☆77Jul 27, 2026Updated last week
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆68Apr 18, 2026Updated 3 months ago
- ☆34Dec 16, 2021Updated 4 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Taiwei-3D-Flow☆57Updated this week
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆57May 21, 2025Updated last year
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- coursier CLI launchers☆15Jun 22, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆56Jan 6, 2026Updated 6 months ago
- GPU-based logic synthesis tool☆108Mar 31, 2026Updated 4 months ago
- Digital logic benchmark suite☆77Jul 27, 2026Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆289Sep 30, 2025Updated 10 months ago
- ☆101Jun 24, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- ☆16Jun 30, 2024Updated 2 years ago