[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆32May 4, 2025Updated last year
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆62Sep 4, 2025Updated 10 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆15Jul 10, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- ☆22Dec 27, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆67Apr 18, 2026Updated 2 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆57May 21, 2025Updated last year
- ☆48Jun 15, 2026Updated 3 weeks ago
- ☆60Jan 19, 2026Updated 5 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- coursier CLI launchers☆15Jun 22, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated 3 weeks ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 6 months ago
- Open-source RTL logic simulator with CUDA acceleration☆284Sep 30, 2025Updated 9 months ago
- ☆20Jan 2, 2026Updated 6 months ago
- ☆43May 7, 2026Updated 2 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆19Jul 2, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jun 11, 2026Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- GPU-based logic synthesis tool☆107Mar 31, 2026Updated 3 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated 3 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is the official implementation for MA-LoT.☆19Aug 4, 2025Updated 11 months ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Connecting bv_decide to SMTLIB.☆15Jun 8, 2026Updated last month
- ☆29Jun 25, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 8 months ago
- [ICLR 2024]: Is Self-Repair a Silver Bullet for Code Generation?☆15May 2, 2024Updated 2 years ago