[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆27May 4, 2025Updated 10 months ago
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆54Sep 4, 2025Updated 6 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- ☆18Dec 27, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Datasets for EDA LLM research☆39Jan 17, 2025Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 9 months ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆59Jan 19, 2026Updated 2 months ago
- ☆44Dec 16, 2025Updated 3 months ago
- coursier CLI launchers☆15Mar 12, 2026Updated 2 weeks ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆31Sep 19, 2025Updated 6 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- Open-source RTL logic simulator with CUDA acceleration☆264Sep 30, 2025Updated 5 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- ☆42Aug 3, 2025Updated 7 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆33Mar 19, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆41Apr 3, 2025Updated 11 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 4 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 10 months ago
- Research paper based on or related to ABC.☆72Jan 19, 2026Updated 2 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- This is the official implementation for MA-LoT.☆19Aug 4, 2025Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- ☆28Jun 25, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- An open-source implementation of the VADL processor description language.☆47Updated this week
- [ICLR 2024]: Is Self-Repair a Silver Bullet for Code Generation?☆15May 2, 2024Updated last year