[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆32May 4, 2025Updated last year
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆60Sep 4, 2025Updated 9 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆15Jul 10, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 5 months ago
- ☆22Dec 27, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Datasets for EDA LLM research☆45Jan 17, 2025Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆67Apr 18, 2026Updated 2 months ago
- This is a repo to store circuit design datasets☆18Jan 17, 2024Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆54May 21, 2025Updated last year
- ☆50Dec 16, 2025Updated 6 months ago
- ☆60Jan 19, 2026Updated 5 months ago
- coursier CLI launchers☆15May 12, 2026Updated last month
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Sep 19, 2025Updated 9 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 6 months ago
- ☆20Jan 2, 2026Updated 5 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆18Oct 9, 2021Updated 4 years ago
- ☆19Apr 28, 2026Updated last month
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jun 11, 2026Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- ☆33Dec 16, 2021Updated 4 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆40Apr 13, 2025Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Connecting bv_decide to SMTLIB.☆15Jun 8, 2026Updated last week
- ☆29Jun 25, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- [ICLR 2024]: Is Self-Repair a Silver Bullet for Code Generation?☆15May 2, 2024Updated 2 years ago
- An open-source implementation of the VADL processor description language.☆50Updated this week
- Utilities and wrappers for Python matplotlib to make plot easier.☆14Apr 13, 2026Updated 2 months ago
- A Cycle-level simulator for M2NDP☆38Aug 14, 2025Updated 10 months ago
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Jan 5, 2026Updated 5 months ago
- for paper @ ASPLOS‘25’☆16Mar 27, 2025Updated last year