QiMeng-IPRC / QiMeng-cpu-v1View external linksLinks
[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆27May 4, 2025Updated 9 months ago
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below
Sorting:
- ☆53Sep 4, 2025Updated 5 months ago
- ☆14Dec 27, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆25Jan 7, 2026Updated last month
- ☆59Jan 19, 2026Updated 3 weeks ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Jun 14, 2025Updated 8 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆30Sep 19, 2025Updated 4 months ago
- ☆17Oct 7, 2025Updated 4 months ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 6, 2026Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Open-source RTL logic simulator with CUDA acceleration☆256Sep 30, 2025Updated 4 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated last month
- ☆18Jan 2, 2026Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Updated this week
- An open-source implementation of the VADL processor description language.☆43Updated this week
- ☆43Dec 16, 2025Updated last month
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Jul 17, 2023Updated 2 years ago
- ☆27Jun 25, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- ☆41Aug 3, 2025Updated 6 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 3 weeks ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- Optimizing scheduler. Combinatorial instruction scheduling project.☆27Jan 7, 2026Updated last month
- ☆38Oct 21, 2025Updated 3 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Implementation of NIPS2023: Unleashing the Full Potential of Product Quantization for Large-Scale Image Retrieva☆11Nov 12, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated last year
- A Cycle-level simulator for M2NDP☆33Aug 14, 2025Updated 6 months ago
- ☆32Dec 16, 2021Updated 4 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 8 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆157Jan 16, 2026Updated 3 weeks ago