[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆34May 4, 2025Updated last year
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- GPU Micro Architecture☆19Jun 22, 2026Updated 4 months ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- ☆65Sep 4, 2025Updated last year
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- ☆62Oct 10, 2026Updated 2 weeks ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆66Apr 2, 2026Updated 6 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- ☆20Feb 25, 2026Updated 7 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆25Nov 25, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆20Oct 2, 2026Updated 3 weeks ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆52Jul 22, 2026Updated 3 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆33Sep 4, 2026Updated last month
- TAIDL: Tensor Accelerator ISA Definition Language☆25Updated this week
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated 2 years ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆50May 18, 2024Updated 2 years ago
- Random Embedding and Multi-objective Trust-region Bayesian Optimization for VLSI Flow Parameter Tuning☆11Dec 21, 2024Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- ☆21Sep 14, 2026Updated last month
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆39Oct 13, 2026Updated last week
- ☆21Jan 13, 2026Updated 9 months ago
- ☆112Jun 20, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- ☆102Jun 24, 2025Updated last year
- ☆15Oct 8, 2024Updated 2 years ago
- ☆86Updated this week
- A GPU built from scratch which can render graphics and train ML models☆15Jul 4, 2026Updated 3 months ago