QiMeng-IPRC / QiMeng-cpu-v1Links
[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆27Updated 8 months ago
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below
Sorting:
- ☆18Updated last week
- Using e-graphs for logic synthesis☆30Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆52Updated 11 months ago
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago
- This is a repo to store circuit design datasets☆19Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- ☆18Updated 3 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆29Updated 4 months ago
- ☆53Updated 4 months ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆29Updated 3 months ago
- ☆17Updated 9 months ago
- ☆44Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆62Updated 7 months ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆30Updated 8 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆84Updated 4 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ☆17Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆47Updated 6 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- ☆59Updated 7 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆41Updated this week
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆29Updated 8 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago