[IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
☆29May 4, 2025Updated last year
Alternatives and similar repositories for QiMeng-cpu-v1
Users that are interested in QiMeng-cpu-v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆58Sep 4, 2025Updated 8 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 4 months ago
- ☆20Dec 27, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Datasets for EDA LLM research☆43Jan 17, 2025Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆65Apr 18, 2026Updated 3 weeks ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆51May 21, 2025Updated 11 months ago
- ☆48Dec 16, 2025Updated 4 months ago
- coursier CLI launchers☆15Mar 12, 2026Updated last month
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆28Apr 9, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Sep 19, 2025Updated 7 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 4 months ago
- Open-source RTL logic simulator with CUDA acceleration☆273Sep 30, 2025Updated 7 months ago
- ☆19Jan 2, 2026Updated 4 months ago
- ☆44Updated this week
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆19Apr 28, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Using e-graphs for logic synthesis (ICCAD'25)☆34Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- GPU-based logic synthesis tool☆102Mar 31, 2026Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆38Apr 13, 2025Updated last year
- ☆33Dec 16, 2021Updated 4 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 11 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- This is the official implementation for MA-LoT.☆20Aug 4, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 4 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- ☆29Jun 25, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- [ICLR 2024]: Is Self-Repair a Silver Bullet for Code Generation?☆15May 2, 2024Updated 2 years ago
- An open-source implementation of the VADL processor description language.☆49Updated this week