Gy-Hu / AIG2INVLinks
DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)
☆11Updated last year
Alternatives and similar repositories for AIG2INV
Users that are interested in AIG2INV are comparing it to the libraries listed below
Sorting:
- A high-efficiency hybrid solving CEC algorithm☆12Updated 2 years ago
- ☆12Updated 2 years ago
- ☆15Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated last year
- ☆16Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆19Updated 2 months ago
- ☆10Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- ☆18Updated 2 years ago
- ☆16Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- This is a repo to store circuit design datasets☆18Updated last year
- Random Generator of Btor2 Files☆10Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- ☆15Updated 4 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- ☆11Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- ☆31Updated last year
- ☆28Updated last year
- Research paper based on or related to ABC.☆44Updated 3 weeks ago
- Awesome machine learning for logic synthesis☆28Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- This is a python repo for flattening Verilog☆18Updated last month
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆13Updated 2 years ago
- ☆15Updated 7 years ago