Gy-Hu / AIG2INVView external linksLinks
DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)
☆13Nov 2, 2023Updated 2 years ago
Alternatives and similar repositories for AIG2INV
Users that are interested in AIG2INV are comparing it to the libraries listed below
Sorting:
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Recent papers related to hardware formal verification.☆76Sep 20, 2023Updated 2 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- propositional satisfiability problem (SAT) goes neural and deep☆13Aug 17, 2021Updated 4 years ago
- ☆14Oct 8, 2024Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 3 weeks ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆25Nov 2, 2025Updated 3 months ago
- A framework to ease parallelization of sequential SAT solvers☆30Jan 14, 2026Updated 3 weeks ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆26May 23, 2025Updated 8 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆20Jan 19, 2023Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Jan 25, 2026Updated 2 weeks ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Jul 12, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆52Oct 20, 2020Updated 5 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- ☆30Apr 23, 2024Updated last year
- ☆31Dec 2, 2023Updated 2 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63May 31, 2015Updated 10 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago