Alternatives and similar repositories for btor2mlir:

Users that are interested in btor2mlir are comparing it to the libraries listed below

• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆27Updated 7 months ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 3 months ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆39Updated this week
• iscas-tis / CHA
  ☆17Updated 8 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated this week
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆13Updated 3 months ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆19Updated last month
• ymanerka / rtlcheck
  RTLCheck
  ☆20Updated 6 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆24Updated 2 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆40Updated 2 months ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆27Updated last month
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆13Updated 2 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 8 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆92Updated last month
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last month
• mgudemann / iimc
  ☆11Updated 7 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• efeslab / hardware-bugbase
  ☆17Updated 9 months ago