A standalone structural (gate-level) verilog parser
☆41Mar 20, 2026Updated 3 months ago
Alternatives and similar repositories for naja-verilog
Users that are interested in naja-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Netlist API (and more) for EDA flow development☆143Updated this week
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ASIC Equivalence Checking☆68Updated this week
- ☆24Jul 2, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆16Jul 3, 2023Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- ☆47Jan 22, 2026Updated 5 months ago
- ☆15Oct 8, 2024Updated last year
- egraph <-> json☆17Dec 29, 2025Updated 6 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- ☆36Apr 22, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- RTLMeter benchmark suite☆31Updated this week
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- MLIR+EqSat☆27Jan 10, 2026Updated 5 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- ideas and eda software for vlsi design☆51Jul 2, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jun 11, 2026Updated 3 weeks ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 4 months ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆25Feb 25, 2025Updated last year
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 8 months ago
- ☆17Apr 19, 2026Updated 2 months ago
- verilator testbench w/ Javascript using N-API☆19Feb 19, 2026Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year