najaeda / naja-verilogLinks
A standalone structural (gate-level) verilog parser
☆35Updated 3 weeks ago
Alternatives and similar repositories for naja-verilog
Users that are interested in naja-verilog are comparing it to the libraries listed below
Sorting:
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆18Updated 11 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆44Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Equivalence checking with Yosys☆43Updated 3 weeks ago
- ☆32Updated 4 months ago
- An automatic clock gating utility☆48Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Library of open source Process Design Kits (PDKs)☆42Updated this week
- A configurable SRAM generator☆50Updated this week
- ☆56Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆21Updated 6 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆35Updated last week
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆103Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- A Python package for testing hardware (part of the magma ecosystem)☆43Updated last year
- Mutation Cover with Yosys (MCY)☆83Updated 3 weeks ago
- Cross EDA Abstraction and Automation☆38Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SystemVerilog frontend for Yosys☆117Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- Characterizer☆23Updated 2 weeks ago