Open source RTL simulation acceleration on commodity hardware
☆34Apr 13, 2023Updated 2 years ago
Alternatives and similar repositories for nexus
Users that are interested in nexus are comparing it to the libraries listed below
Sorting:
- Making cocotb testbenches that bit easier☆37Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 2 weeks ago
- ☆17Oct 7, 2025Updated 4 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆21Jul 14, 2022Updated 3 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Hardware transactions library for Amaranth☆22Feb 6, 2026Updated 3 weeks ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- ☆16Dec 28, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- The official repository of metro-mpi☆17Sep 3, 2025Updated 5 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- ☆14Mar 7, 2022Updated 3 years ago
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated last month
- SystemVerilog frontend for Yosys☆202Updated this week
- Scalable Interface for RISC-V ISA Extensions☆23Feb 12, 2026Updated 2 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 11 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 10 months ago
- ☆19Apr 10, 2014Updated 11 years ago
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆22Mar 25, 2024Updated last year
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 5 years ago
- A Portable Linux-based Firmware for NVMe Computational Storage Devices☆31Jun 10, 2025Updated 8 months ago
- A set of tools for understanding F2FS usage of ZNS devices, which allow for identifying the on-device locations of files and inodes, mapp…☆20Jan 19, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week