Open source RTL simulation acceleration on commodity hardware
☆36Apr 13, 2023Updated 3 years ago
Alternatives and similar repositories for nexus
Users that are interested in nexus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago
- RTLMeter benchmark suite☆33Sep 8, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- ☆20Aug 6, 2026Updated last month
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆29Nov 26, 2025Updated 9 months ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆65Updated this week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 13 years ago
- Hardware transactions library for Amaranth☆32Sep 7, 2026Updated last week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Sep 7, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 11, 2026Updated last week
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Open-source RTL logic simulator with CUDA acceleration☆300Sep 30, 2025Updated 11 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- ☆20Apr 10, 2014Updated 12 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- ☆14Mar 7, 2022Updated 4 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- ☆14Aug 27, 2020Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆99Sep 9, 2026Updated last week
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- ☆20Dec 28, 2021Updated 4 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month