Alternatives and similar repositories for nexus

Users that are interested in nexus are comparing it to the libraries listed below

• pulp-platform / svase
  ☆32Updated 5 months ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆33Updated last week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated last year
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆31Updated last month
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆70Updated 9 months ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆41Updated 5 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆51Updated last week
• riscv-verification / riscvISACOV
  SystemVerilog Functional Coverage for RISC-V ISA
  ☆28Updated 3 weeks ago
• accellera-official / crave
  Constrained RAndom Verification Enviroment (CRAVE)
  ☆17Updated last year
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆82Updated 8 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆40Updated 2 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆27Updated this week
• bensampson5 / libsv
  An open source, parameterized SystemVerilog digital hardware IP library
  ☆27Updated last year
• blockwork-eda / blockwork
  An opinionated build environment for EDA projects
  ☆19Updated 2 months ago
• esa-tu-darmstadt / SCAIE-V-2.0
  ☆15Updated 2 weeks ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆32Updated 2 weeks ago
• aignacio / nox
  RISC-V Nox core
  ☆64Updated 3 months ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆33Updated 3 weeks ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆33Updated last week
• pulp-platform / ELAU
  ☆18Updated last year
• ic-lab-duth / DRIM-S
  DUTH RISC-V Superscalar Microprocessor
  ☆31Updated 8 months ago
• pulp-platform / cheshire-ihp130-o
  ☆46Updated 2 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆49Updated 2 months ago
• ReuelReuben / vsdSRAM
  SRAM
  ☆22Updated 4 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆36Updated 2 weeks ago