Intuity / nexusLinks
Open source RTL simulation acceleration on commodity hardware
☆27Updated 2 years ago
Alternatives and similar repositories for nexus
Users that are interested in nexus are comparing it to the libraries listed below
Sorting:
- ☆32Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- ☆18Updated 11 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- SystemVerilog Linter based on pyslang☆30Updated 3 weeks ago
- ☆31Updated last year
- Characterizer☆22Updated 2 weeks ago
- A configurable SRAM generator☆50Updated this week
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Updated 4 years ago
- An automatic clock gating utility☆48Updated last month
- SRAM☆22Updated 4 years ago
- ☆44Updated 2 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Making cocotb testbenches that bit easier☆29Updated 2 months ago
- ☆36Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- ☆22Updated this week
- ☆14Updated 4 months ago
- ☆44Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- CMake based hardware build system☆23Updated 2 weeks ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated last year