Intuity / nexus
Open source RTL simulation acceleration on commodity hardware
☆23Updated last year
Alternatives and similar repositories for nexus:
Users that are interested in nexus are comparing it to the libraries listed below
- ☆31Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- SystemVerilog frontend for Yosys☆68Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SystemVerilog Linter based on pyslang☆25Updated last week
- YosysHQ SVA AXI Properties☆37Updated last year
- Making cocotb testbenches that bit easier☆25Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 4 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆34Updated 2 years ago
- A configurable SRAM generator☆42Updated last week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆12Updated 8 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 2 months ago
- A tool to generate optimized hardware files for univariate functions.☆25Updated 9 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- ☆17Updated this week
- ☆12Updated 4 years ago
- ☆31Updated last year
- ☆25Updated 10 months ago
- ☆11Updated 3 weeks ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 4 years ago
- An automatic clock gating utility☆43Updated 6 months ago