Open source RTL simulation acceleration on commodity hardware
☆34Apr 13, 2023Updated 2 years ago
Alternatives and similar repositories for nexus
Users that are interested in nexus are comparing it to the libraries listed below
Sorting:
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated 2 weeks ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- ☆19Oct 7, 2025Updated 5 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated 6 months ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Coverview☆28Jan 29, 2026Updated last month
- Hardware transactions library for Amaranth☆26Mar 9, 2026Updated last week
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- SystemVerilog frontend for Yosys☆210Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- ☆19Apr 10, 2014Updated 11 years ago
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- ☆18Dec 28, 2021Updated 4 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆263Sep 30, 2025Updated 5 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 11 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- ☆14Mar 7, 2022Updated 4 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Python interface for cross-calling with HDL☆48Mar 14, 2026Updated last week