Library of FPGA architectures
☆33Jun 22, 2026Updated last week
Alternatives and similar repositories for logiklib
Users that are interested in logiklib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Hardware transactions library for Amaranth☆27Jun 22, 2026Updated last week
- ☆16Jan 25, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆123Jun 23, 2026Updated last week
- A configurable RTL to bitstream FPGA toolchain☆62Jun 22, 2026Updated last week
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆101May 23, 2026Updated last month
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 5, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 11 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆61Jul 11, 2025Updated 11 months ago
- Kogge-Stone Adder in Verilog☆16Nov 19, 2021Updated 4 years ago
- Open-source PDK version manager☆53Jun 15, 2026Updated 2 weeks ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated 2 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆68Jan 30, 2026Updated 5 months ago
- DisplayPort IP-core☆87May 8, 2026Updated last month
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆70Jun 5, 2026Updated 3 weeks ago
- ☆16May 6, 2026Updated last month
- A configurable SRAM generator☆64May 15, 2026Updated last month
- Introduction to Chip Design☆64Apr 21, 2026Updated 2 months ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆106Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small footprint and configurable Inter-Chip communication cores☆67Jun 22, 2026Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆281Sep 30, 2025Updated 9 months ago
- RTOS for embedded systems☆15Sep 19, 2024Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 3 months ago
- ☆25Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago