Library of FPGA architectures
☆30Jan 6, 2026Updated last month
Alternatives and similar repositories for logiklib
Users that are interested in logiklib are comparing it to the libraries listed below
Sorting:
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- ☆16Jan 25, 2026Updated last month
- Hardware transactions library for Amaranth☆22Feb 6, 2026Updated 3 weeks ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- A configurable RTL to bitstream FPGA toolchain☆56Jan 19, 2026Updated last month
- ☆15Oct 30, 2021Updated 4 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 7 years ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- DisplayPort IP-core☆83Dec 17, 2025Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated last month
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Library of open source PDKs☆64Feb 3, 2026Updated 3 weeks ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Aug 21, 2023Updated 2 years ago
- SiliconCompiler Design Gallery☆59Feb 5, 2026Updated 3 weeks ago
- FOSSi Foundation Website☆18Oct 5, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- SPI RAM Emulation on Pico☆36Jul 30, 2023Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆82Jan 28, 2026Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆55Updated this week
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆83Feb 18, 2026Updated last week