Library of FPGA architectures
☆31Mar 9, 2026Updated last week
Alternatives and similar repositories for logiklib
Users that are interested in logiklib are comparing it to the libraries listed below
Sorting:
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Hardware transactions library for Amaranth☆26Mar 9, 2026Updated last week
- ☆16Jan 25, 2026Updated last month
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆62Updated this week
- A configurable RTL to bitstream FPGA toolchain☆57Updated this week
- Alliance VLSI CAD Tools (LIP6)☆20Dec 11, 2025Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Ethernet-MAC System verilog☆12May 28, 2018Updated 7 years ago
- ☆15Oct 30, 2021Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆57Jan 30, 2026Updated last month
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆59Jul 11, 2025Updated 8 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- DisplayPort IP-core☆84Mar 2, 2026Updated 2 weeks ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- A configurable SRAM generator☆58Mar 4, 2026Updated 2 weeks ago
- ☆14Mar 9, 2026Updated last week
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆16Mar 23, 2025Updated 11 months ago
- Introduction to Chip Design☆52Updated this week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆60Feb 28, 2026Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- FOSSi Foundation Website☆18Oct 5, 2024Updated last year
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆263Sep 30, 2025Updated 5 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 5 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago