Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving
☆29Jan 7, 2026Updated 2 months ago
Alternatives and similar repositories for e-boost
Users that are interested in e-boost are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆13Dec 31, 2022Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆16Jul 3, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 10 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Refreshing automation for inductive equational proofs using e-graphs☆24Jul 7, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- AlphaVerus: Formally Verified Code Generation through Self-Improving Translation and Treefinement☆26May 14, 2025Updated 10 months ago
- ☆13Apr 15, 2025Updated 11 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- AccelOpt: Self-improving Agents for AI Accelerator Kernel Optimization☆27Feb 18, 2026Updated last month
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- ☆19Nov 26, 2025Updated 3 months ago
- ☆31Apr 23, 2024Updated last year
- MICRO 2024 Evaluation Artifact for FuseMax☆16Aug 26, 2024Updated last year
- ☆28Jun 25, 2024Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- ☆25Dec 8, 2025Updated 3 months ago
- ☆40Jan 22, 2026Updated last month
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated 2 years ago
- ☆14Jul 11, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- [NeurIPS 2024] MACM: Utilizing a Multi-Agent System for Condition Mining in Solving Complex Mathematical Problems☆92Jul 24, 2024Updated last year