a Computing In Memory emULATOR framework
☆15May 19, 2024Updated last year
Alternatives and similar repositories for CIMulator
Users that are interested in CIMulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 6 months ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆13Apr 1, 2021Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆28Jun 3, 2025Updated 9 months ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆27Dec 18, 2024Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆79Mar 9, 2025Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45May 25, 2024Updated last year
- Processing in Memory Emulation☆24Feb 24, 2023Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆57Jun 12, 2021Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆10Sep 26, 2024Updated last year
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆125Oct 29, 2025Updated 4 months ago
- ☆18May 1, 2024Updated last year
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆17Mar 25, 2021Updated 5 years ago
- sram/rram/mram.. compiler☆48Sep 11, 2023Updated 2 years ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆27Sep 18, 2025Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- Architecture for RRAM multilevel programming☆18Sep 6, 2018Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Jun 1, 2021Updated 4 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- A scalable FeFET compact model☆22Apr 21, 2022Updated 3 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- ☆23May 30, 2025Updated 9 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆136Aug 27, 2018Updated 7 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- CrossSim: accuracy simulation of analog in-memory computing☆200Mar 26, 2025Updated 11 months ago
- Simulation code of the paper "Persistent Memory in Single Node Delay-Coupled Reservoir Computing"☆17Aug 4, 2021Updated 4 years ago
- ☆20Jun 1, 2023Updated 2 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆14May 8, 2025Updated 10 months ago
- ☆15Mar 18, 2025Updated last year
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- ☆15Oct 19, 2021Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆31Nov 2, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆79Oct 10, 2022Updated 3 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago