adervay1 / CIMulatorLinks
a Computing In Memory emULATOR framework
☆13Updated last year
Alternatives and similar repositories for CIMulator
Users that are interested in CIMulator are comparing it to the libraries listed below
Sorting:
- ☆113Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆77Updated 2 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- ☆43Updated 4 years ago
- ☆18Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆21Updated 9 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆126Updated 6 months ago
- ☆17Updated 3 months ago
- ☆65Updated 6 years ago