adervay1 / CIMulatorLinks
a Computing In Memory emULATOR framework
☆11Updated last year
Alternatives and similar repositories for CIMulator
Users that are interested in CIMulator are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated 3 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- ☆34Updated 6 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆16Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆19Updated 10 months ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- syn script for DC Compiler☆13Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆68Updated 2 weeks ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- ☆13Updated 3 years ago
- ☆17Updated last month