adervay1 / CIMulatorLinks
a Computing In Memory emULATOR framework
☆14Updated last year
Alternatives and similar repositories for CIMulator
Users that are interested in CIMulator are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 6 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆84Updated 3 months ago
- ☆119Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆21Updated 9 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- ☆17Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- ☆28Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆175Updated 10 months ago
- ☆42Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- ☆14Updated 2 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago