dgarigali / CNN_Image_ClassificationLinks
Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA
☆14Updated 6 years ago
Alternatives and similar repositories for CNN_Image_Classification
Users that are interested in CNN_Image_Classification are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 11 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆174Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA☆159Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆236Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆37Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆104Updated 2 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- ☆123Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆196Updated 8 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆175Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- ☆48Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- ☆296Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆123Updated 5 months ago
- 中文:☆107Updated 6 years ago