Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA
☆14Sep 12, 2019Updated 6 years ago
Alternatives and similar repositories for CNN_Image_Classification
Users that are interested in CNN_Image_Classification are comparing it to the libraries listed below
Sorting:
- ☆19Dec 19, 2018Updated 7 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆17Jul 4, 2018Updated 7 years ago
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆31Nov 16, 2022Updated 3 years ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆13Oct 20, 2025Updated 4 months ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Dec 13, 2020Updated 5 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Make Smart Things with TensorFlow☆13Nov 30, 2019Updated 6 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 5 months ago
- This project is a open-source yield analysis for SRAM circuits☆19Jan 31, 2026Updated 3 weeks ago
- ☆12Aug 22, 2021Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Replaces the 16 DRAM chips with a small module of SRAM☆11Feb 16, 2021Updated 5 years ago
- ☆15Mar 25, 2020Updated 5 years ago
- FabianAmherd / Heatmap-based-Object-Detection-and-Tracking-with-a-Fully-Convolutional-Neural-NetworkCNN for detecting and tracking the cueball on a brio-labyrinth (Matura Project)☆12Mar 11, 2023Updated 2 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 6 years ago
- In this repo, the backpropagation algorithm in feedforward neural networks is implemented from scratch using C.☆15Jun 16, 2021Updated 4 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- HBM Modernized - 1.20.1 port of well-known HBM's NTM☆37Updated this week
- A scalable FeFET compact model☆20Apr 21, 2022Updated 3 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- Angular 7/8/9 Application with PHP Back-End Example☆12Mar 4, 2020Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Compression of images with JPEG algorithm using python and Huffman codes.☆10Apr 12, 2020Updated 5 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Switched SRAM-based Multi-ported RAM☆17Nov 10, 2024Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Jan 21, 2022Updated 4 years ago