JBlocklove / LLMs-for-EDA-TutorialLinks
☆54Updated 4 months ago
Alternatives and similar repositories for LLMs-for-EDA-Tutorial
Users that are interested in LLMs-for-EDA-Tutorial are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- ☆77Updated 3 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- GPU-based logic synthesis tool☆90Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆91Updated 3 months ago
- ☆25Updated last year
- ☆16Updated 3 years ago
- ☆23Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆19Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- ☆31Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 9 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆156Updated 5 months ago
- ☆38Updated last year
- ☆31Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆132Updated 2 months ago
- ☆87Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- This is a repo to store circuit design datasets☆18Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago