☆59Jan 19, 2026Updated 2 months ago
Alternatives and similar repositories for LLMs-for-EDA-Tutorial
Users that are interested in LLMs-for-EDA-Tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆31Apr 23, 2024Updated last year
- GNN-RE datasets for circuit recognition☆57May 16, 2023Updated 2 years ago
- ☆28Jun 25, 2024Updated last year
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- ☆84Jan 5, 2026Updated 2 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- ☆25Nov 7, 2024Updated last year
- Verilog evaluation benchmark for large language model☆391Jul 14, 2025Updated 8 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- ☆268Jul 8, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆174Nov 8, 2024Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- ☆25Dec 8, 2025Updated 3 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆19Oct 7, 2025Updated 5 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆265Feb 9, 2025Updated last year
- ☆29Dec 24, 2023Updated 2 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆188Jun 15, 2025Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- ☆17Apr 16, 2024Updated last year
- Datasets for EDA LLM research☆39Jan 17, 2025Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated last week
- ☆99Jun 24, 2025Updated 8 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago