JBlocklove / LLMs-for-EDA-TutorialLinks
☆59Updated 7 months ago
Alternatives and similar repositories for LLMs-for-EDA-Tutorial
Users that are interested in LLMs-for-EDA-Tutorial are comparing it to the libraries listed below
Sorting:
- ☆29Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- ☆18Updated 3 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- ☆78Updated 2 weeks ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆97Updated 6 months ago
- ☆32Updated 4 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- GPU-based logic synthesis tool☆97Updated last month
- ☆26Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆27Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- ☆31Updated 2 years ago
- ☆91Updated 6 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆31Updated 9 months ago
- ☆20Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- ☆44Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated last year