☆59Jan 19, 2026Updated last month
Alternatives and similar repositories for LLMs-for-EDA-Tutorial
Users that are interested in LLMs-for-EDA-Tutorial are comparing it to the libraries listed below
Sorting:
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 9 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆27Jun 25, 2024Updated last year
- ☆17Oct 7, 2025Updated 4 months ago
- ☆81Jan 5, 2026Updated last month
- ☆30Apr 23, 2024Updated last year
- ☆32Dec 16, 2021Updated 4 years ago
- ☆265Jul 8, 2024Updated last year
- ☆18Feb 3, 2022Updated 4 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- Verilog evaluation benchmark for large language model☆377Jul 14, 2025Updated 7 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- EDA wiki☆53Mar 1, 2023Updated 3 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 2 weeks ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆98Jun 24, 2025Updated 8 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Jun 15, 2025Updated 8 months ago
- ☆26Dec 8, 2025Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- ☆14Dec 27, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆253Feb 9, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- EDA wiki☆136Nov 3, 2025Updated 3 months ago
- ☆16Dec 28, 2021Updated 4 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago