JBlocklove / LLMs-for-EDA-Tutorial
☆52Updated 7 months ago
Alternatives and similar repositories for LLMs-for-EDA-Tutorial
Users that are interested in LLMs-for-EDA-Tutorial are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- ☆29Updated last year
- ☆80Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- ☆71Updated 5 months ago
- ☆31Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆40Updated this week
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- EDA physical synthesis optimization kit☆54Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- ☆22Updated 6 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- ☆38Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 2 weeks ago
- ☆22Updated 10 months ago
- ☆16Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated this week
- ☆30Updated 3 years ago
- ☆15Updated 2 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆40Updated 4 months ago
- Simple Python interface for ABC☆23Updated last year
- GPU-based logic synthesis tool☆81Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆106Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- ☆56Updated last month