☆17Apr 16, 2024Updated 2 years ago
Alternatives and similar repositories for rl-explorer
Users that are interested in rl-explorer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆36Feb 20, 2024Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆51May 31, 2023Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆31Sep 4, 2026Updated last month
- MLIR-based Compiler for CGRA SoC☆19Sep 21, 2026Updated 2 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆62May 21, 2025Updated last year
- ☆31Oct 24, 2016Updated 9 years ago
- ☆16Jun 17, 2025Updated last year
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Sep 7, 2026Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆33May 12, 2023Updated 3 years ago
- Interactive evolutionary exploration of generative design spaces with large language models☆18Jun 26, 2024Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago
- Open stadard cell library for open 28nm process☆18Jul 5, 2023Updated 3 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆62Dec 17, 2024Updated last year
- ☆61Jan 19, 2026Updated 8 months ago
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆17Apr 7, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open source version of ArchGym project.☆132Apr 13, 2025Updated last year
- ☆30Jun 25, 2024Updated 2 years ago
- ☆32Oct 7, 2022Updated 4 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- ☆30Dec 24, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 11 months ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Aug 10, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆35Jun 17, 2026Updated 3 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆45Sep 10, 2026Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆205Updated this week