☆17Apr 16, 2024Updated last year
Alternatives and similar repositories for rl-explorer
Users that are interested in rl-explorer are comparing it to the libraries listed below
Sorting:
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Dec 18, 2023Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆45May 31, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 9 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated last month
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- ☆27Jun 25, 2024Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- ☆31Oct 24, 2016Updated 9 years ago
- ☆29Dec 24, 2023Updated 2 years ago
- Open source version of ArchGym project.☆125Apr 13, 2025Updated 10 months ago
- ☆30Oct 7, 2022Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆185Jan 23, 2026Updated last month
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆44May 21, 2025Updated 9 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- ☆14Dec 27, 2024Updated last year
- Reimplementation of simple policy gradient algorithms such as REINFORCE and Actor-Critic methods.☆16Aug 26, 2023Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆23Jan 25, 2026Updated last month
- ☆11Aug 4, 2022Updated 3 years ago
- ☆52Jul 1, 2024Updated last year
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Aug 10, 2022Updated 3 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- ☆11Nov 1, 2022Updated 3 years ago
- Tensorflow implementation of SNAIL and RL2☆11Aug 17, 2019Updated 6 years ago
- Experimental Linear Algebra Performance Studies☆12Feb 24, 2017Updated 9 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- These are my learning algorithm solutions to OpenAI Gym environments.☆11May 9, 2017Updated 8 years ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- ☆59Jan 19, 2026Updated last month