ieee-ceda-datc / datc-rdf-Metrics4ML
☆31Updated 3 years ago
Alternatives and similar repositories for datc-rdf-Metrics4ML:
Users that are interested in datc-rdf-Metrics4ML are comparing it to the libraries listed below
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆42Updated 3 months ago
- DATC RDF☆49Updated 4 years ago
- ☆71Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- ☆38Updated 2 months ago
- ☆43Updated last year
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ☆22Updated 5 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆37Updated 2 months ago
- Artificial Netlist Generator☆38Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆14Updated last week
- ☆77Updated 3 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 3 months ago
- ☆51Updated 6 months ago
- ☆18Updated last year
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆25Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- ☆34Updated 5 years ago