daitoto / EDA-wikiLinks
EDA wiki
☆53Updated 2 years ago
Alternatives and similar repositories for EDA-wiki
Users that are interested in EDA-wiki are comparing it to the libraries listed below
Sorting:
- An infrastructure for integrated EDA☆41Updated 2 years ago
- ☆106Updated 5 years ago
- OpenDesign Flow Database☆16Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- EDA physical synthesis optimization kit☆62Updated last year
- ☆44Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- ☆29Updated 8 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- ☆77Updated 4 months ago
- A configurable SRAM generator☆56Updated 2 months ago
- Next generation CGRA generator☆115Updated this week
- ☆20Updated last year
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆56Updated 2 weeks ago
- DATC RDF☆50Updated 5 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated 2 months ago
- ☆15Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- EDA wiki☆132Updated 7 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago