scale-lab / BLASYS

Related projects ⓘ

Alternatives and complementary repositories for BLASYS

• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆31Updated this week
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 3 years ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆47Updated 4 years ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆13Updated 4 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆92Updated 7 months ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆39Updated 4 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆32Updated last year
• IntelLabs / FloorSet
  ☆49Updated 2 weeks ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆16Updated 4 years ago
• icgrp / hipr
  ☆11Updated last year
• RIOSLaboratory / OpenXRAM
  sram/rram/mram.. compiler
  ☆28Updated last year
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 3 years ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆41Updated this week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆40Updated this week
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆27Updated last month
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆73Updated 7 months ago
• aolofsson / POSH
  ☆39Updated 4 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆44Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated last year
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆17Updated last year
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆46Updated 4 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆75Updated last week
• wincle626 / HLS_Legup
  ☆26Updated 7 years ago
• jianyicheng / DSS
  DASS HLS Compiler
  ☆27Updated last year
• VeriGOOD-ML / public
  ☆51Updated 9 months ago
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆35Updated last year
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆48Updated 4 years ago