scale-lab / BLASYS
An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
☆27Updated last year
Related projects ⓘ
Alternatives and complementary repositories for BLASYS
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- ☆13Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- ☆50Updated 3 weeks ago
- DASS HLS Compiler☆27Updated last year
- EDA physical synthesis optimization kit☆50Updated last year
- A tool to generate optimized hardware files for univariate functions.☆21Updated 7 months ago
- A configurable SRAM generator☆40Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- slang-based frontend for Yosys☆43Updated this week
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆20Updated 6 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- ☆39Updated 4 years ago
- sram/rram/mram.. compiler☆29Updated last year