scale-lab / BLASYSLinks
An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
☆32Updated 2 years ago
Alternatives and similar repositories for BLASYS
Users that are interested in BLASYS are comparing it to the libraries listed below
Sorting:
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- OpenDesign Flow Database☆17Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- ☆29Updated last year
- ☆29Updated 8 years ago
- ☆65Updated 7 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆89Updated 7 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆20Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Next generation CGRA generator☆118Updated last week
- DASS HLS Compiler☆29Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆87Updated last year
- CGRA framework with vectorization support.☆42Updated this week
- ☆18Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- ☆17Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- ☆44Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- DATC Robust Design Flow.☆36Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆107Updated 6 years ago