scale-lab / BLASYSLinks
An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
☆32Updated 2 years ago
Alternatives and similar repositories for BLASYS
Users that are interested in BLASYS are comparing it to the libraries listed below
Sorting:
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆29Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- ☆29Updated last year
- ☆87Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆17Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- Next generation CGRA generator☆118Updated this week
- ☆15Updated 4 years ago
- ☆19Updated 5 years ago
- ☆62Updated this week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CGRA framework with vectorization support.☆42Updated last week
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- ☆20Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago