scale-lab / BLASYSLinks
An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
☆31Updated last year
Alternatives and similar repositories for BLASYS
Users that are interested in BLASYS are comparing it to the libraries listed below
Sorting:
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- ☆28Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆16Updated 2 years ago
- ☆19Updated last year
- DASS HLS Compiler☆29Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last week
- ☆24Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- CGRA framework with vectorization support.☆34Updated last week
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- ☆105Updated 5 years ago
- IDEA project source files☆108Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A configurable SRAM generator☆53Updated last week
- An infrastructure for integrated EDA☆41Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆60Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago