scale-lab / BLASYSLinks
An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
☆31Updated 2 years ago
Alternatives and similar repositories for BLASYS
Users that are interested in BLASYS are comparing it to the libraries listed below
Sorting:
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 3 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆20Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- OpenDesign Flow Database☆16Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆27Updated last year
- ☆29Updated 8 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆31Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- CGRA framework with vectorization support.☆39Updated this week
- Next generation CGRA generator☆116Updated this week
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- ☆16Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 7 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- A configurable SRAM generator☆57Updated 2 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆28Updated 2 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 months ago
- ☆61Updated this week