An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
☆33Nov 13, 2023Updated 2 years ago
Alternatives and similar repositories for BLASYS
Users that are interested in BLASYS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- Efficient resubstitution-based approximate logic synthesis☆12Aug 11, 2026Updated 2 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆22Dec 23, 2024Updated last year
- C++ truth table library☆69Jul 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Dec 31, 2022Updated 3 years ago
- Fast Emulation of Approximate ViT models in PyTorch☆13Feb 13, 2024Updated 2 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- DepQBF, a solver for quantified boolean formulae (QBF).☆42Apr 11, 2023Updated 3 years ago
- C++ header-only reasoning library☆19Jul 11, 2024Updated 2 years ago
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 3 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆35Jun 27, 2021Updated 5 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆124May 18, 2023Updated 3 years ago
- Showcase examples for EPFL logic synthesis libraries☆213Apr 5, 2024Updated 2 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- MAxPy: A Framework for Bridging Approximate Computing Circuits to its Applications☆11Jul 31, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Sep 19, 2019Updated 7 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- ☆17Mar 2, 2021Updated 5 years ago
- AIGER And-Inverter-Graph Library☆107Feb 17, 2026Updated 8 months ago
- EPFL logic synthesis benchmarks☆273Aug 13, 2026Updated 2 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Feb 14, 2020Updated 6 years ago
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 7 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- ☆12Sep 29, 2021Updated 5 years ago
- A logic synthesis tool☆91Aug 8, 2026Updated 2 months ago
- ☆24May 14, 2025Updated last year