An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
☆32Nov 13, 2023Updated 2 years ago
Alternatives and similar repositories for BLASYS
Users that are interested in BLASYS are comparing it to the libraries listed below
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- ☆21Nov 18, 2022Updated 3 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆13Dec 31, 2022Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- symbolic reachability checker☆23Sep 23, 2021Updated 4 years ago
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- C++ truth table library☆65Jul 30, 2025Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆84Dec 5, 2025Updated 2 months ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 6 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- EPFL logic synthesis benchmarks☆228Nov 18, 2025Updated 3 months ago
- ☆11Jul 1, 2025Updated 8 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- State-of-the-art in reversible logic synthesis☆24Jul 16, 2016Updated 9 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- ☆11Sep 29, 2021Updated 4 years ago
- Rudd is a Binary Decision Diagram (BDD) library written in pure Go.☆13Nov 20, 2024Updated last year
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year