Verilog evaluation benchmark for large language model
☆406Jul 14, 2025Updated 9 months ago
Alternatives and similar repositories for verilog-eval
Users that are interested in verilog-eval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source benchmark for generating design RTL with natural language☆183Nov 8, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆281Feb 9, 2025Updated last year
- ☆205Oct 17, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆41Apr 3, 2025Updated last year
- ☆275Jul 8, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆99Apr 11, 2025Updated last year
- ☆45May 18, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- ☆99Jun 24, 2025Updated 9 months ago
- ☆41Dec 21, 2025Updated 3 months ago
- ☆136Mar 10, 2025Updated last year
- ☆59Jan 19, 2026Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆147Jul 23, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆38Jun 17, 2025Updated 9 months ago
- ☆39Aug 7, 2025Updated 8 months ago
- ☆55Oct 8, 2024Updated last year
- ☆18Oct 17, 2024Updated last year
- ☆31Apr 23, 2024Updated last year
- ☆145Mar 11, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆786Jun 15, 2024Updated last year
- ☆57Sep 4, 2025Updated 7 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆42Feb 23, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆30Oct 20, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆36Apr 13, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆47May 23, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- GPU-based logic synthesis tool☆101Mar 31, 2026Updated 2 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- ☆21Nov 29, 2022Updated 3 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆24Jun 9, 2025Updated 10 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated 10 months ago
- Open-source RTL logic simulator with CUDA acceleration☆267Sep 30, 2025Updated 6 months ago