NVlabs / verilog-eval
Verilog evaluation benchmark for large language model
☆259Updated 3 months ago
Alternatives and similar repositories for verilog-eval
Users that are interested in verilog-eval are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆191Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆106Updated 6 months ago
- ☆149Updated 6 months ago
- ☆192Updated 10 months ago
- ☆42Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆28Updated 6 months ago
- ☆160Updated 2 months ago
- ☆140Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆141Updated 3 weeks ago
- ☆80Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆251Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆173Updated 5 years ago
- EPFL logic synthesis benchmarks☆191Updated 8 months ago
- ☆143Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆56Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆23Updated last month
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆42Updated last month
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆40Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆148Updated this week
- ☆52Updated 7 months ago
- A Fast, Low-Overhead On-chip Network☆201Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆196Updated last week
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆61Updated 3 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆88Updated last year