NVlabs / verilog-evalLinks
Verilog evaluation benchmark for large language model
☆279Updated 4 months ago
Alternatives and similar repositories for verilog-eval
Users that are interested in verilog-eval are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆203Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆112Updated 7 months ago
- ☆155Updated 8 months ago
- ☆204Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- ☆169Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- ☆46Updated 8 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆46Updated 2 months ago
- ☆38Updated 3 months ago
- ☆24Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- ☆81Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆447Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆267Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆157Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆136Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆265Updated 3 months ago
- ☆43Updated 3 weeks ago
- EPFL logic synthesis benchmarks☆201Updated last month
- ☆61Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- ☆268Updated 4 years ago
- ☆144Updated last year
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆14Updated last year