NVlabs / verilog-eval
Verilog evaluation benchmark for large language model
☆222Updated 2 weeks ago
Alternatives and similar repositories for verilog-eval:
Users that are interested in verilog-eval are comparing it to the libraries listed below
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆157Updated last week
- An open-source benchmark for generating design RTL with natural language☆86Updated 3 months ago
- ☆135Updated 4 months ago
- ☆156Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 3 weeks ago
- ☆38Updated 4 months ago
- ☆74Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆161Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆123Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆136Updated last week
- ☆137Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆35Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- ☆124Updated 7 months ago
- ☆41Updated this week
- ☆38Updated 2 years ago
- EPFL logic synthesis benchmarks☆175Updated 5 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆22Updated 7 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 2 weeks ago
- ☆49Updated 4 months ago
- Logic synthesis and ABC based optimization☆49Updated last week
- ☆133Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- Build Customized FPGA Implementations for Vivado☆302Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆11Updated 8 months ago
- ☆69Updated 2 months ago