NVlabs / verilog-evalLinks
Verilog evaluation benchmark for large language model
☆359Updated 5 months ago
Alternatives and similar repositories for verilog-eval
Users that are interested in verilog-eval are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆243Updated 10 months ago
- ☆193Updated last year
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆79Updated 8 months ago
- ☆258Updated last year
- ☆107Updated 3 weeks ago
- ☆91Updated 9 months ago
- ☆52Updated last year
- ☆33Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆166Updated 8 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 3 weeks ago
- ☆40Updated 9 months ago
- ☆95Updated 6 months ago
- ☆15Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- ☆219Updated 9 months ago
- ☆156Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆25Updated 6 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆29Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆196Updated 5 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆35Updated last year
- ☆32Updated last week
- Papers on LLM4EDA from 2023 and 2024☆46Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆294Updated 10 months ago
- ☆109Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆293Updated 2 weeks ago