NVlabs / verilog-eval
Verilog evaluation benchmark for large language model
☆238Updated last month
Alternatives and similar repositories for verilog-eval:
Users that are interested in verilog-eval are comparing it to the libraries listed below
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆177Updated last month
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- ☆138Updated 5 months ago
- ☆175Updated 8 months ago
- ☆40Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- ☆76Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- ☆141Updated 2 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆48Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- ☆138Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆36Updated 3 weeks ago
- ☆22Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- ☆26Updated 2 weeks ago
- ☆138Updated 3 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆37Updated 3 months ago
- EPFL logic synthesis benchmarks☆181Updated 7 months ago
- ☆20Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆397Updated this week
- IC implementation of TPU☆113Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆252Updated this week
- IC implementation of Systolic Array for TPU☆215Updated 5 months ago