Alternatives and similar repositories for verilog-eval

Users that are interested in verilog-eval are comparing it to the libraries listed below

• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆227Updated 8 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆133Updated 11 months ago
• shailja-thakur / VGen
  ☆184Updated 11 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆63Updated 6 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆238Updated last year
• AutoBench / AutoBench
  ☆28Updated 6 months ago
• NVlabs / VerilogCoder
  ☆68Updated 7 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆133Updated 2 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆155Updated 5 months ago
• NVlabs / cvdp_benchmark
  ☆81Updated last month
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆56Updated 4 months ago
• GATECH-EIC / mg-verilog
  ☆48Updated last year
• NVlabs / CircuitOps
  ☆91Updated 3 months ago
• NVlabs / AutoDMP
  ☆148Updated 2 years ago
• laiyao1 / AnalogCoder
  ☆85Updated last month
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated last year
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆268Updated last week
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆284Updated 3 weeks ago
• IPRC-DIP / CodeV
  ☆49Updated last month
• shailja-thakur / AutoChip
  ☆38Updated 7 months ago
• The-OpenROAD-Project / asap7
  ☆194Updated 6 months ago
• thu-nics / awesome_ai4eda
  ☆274Updated 4 years ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆59Updated 4 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆49Updated 9 months ago
• NVlabs / INSTA
  ☆87Updated 3 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆213Updated last week
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆172Updated 3 months ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆187Updated 5 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆38Updated 11 months ago
• circuitnet / CircuitNet
  CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
  ☆404Updated 2 months ago