NVlabs / verilog-evalLinks
Verilog evaluation benchmark for large language model
☆372Updated 6 months ago
Alternatives and similar repositories for verilog-eval
Users that are interested in verilog-eval are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆250Updated last year
- ☆199Updated last year
- An open-source benchmark for generating design RTL with natural language☆155Updated last year
- ☆261Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆86Updated 10 months ago
- ☆119Updated 2 months ago
- ☆54Updated last year
- ☆36Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆109Updated 11 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆170Updated 9 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Updated last year
- ☆97Updated 7 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Updated 2 months ago
- ☆16Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Updated 7 months ago
- ☆125Updated 3 weeks ago
- Fix syntax errors of LLM-generated RTL☆41Updated last year
- Papers on LLM4EDA from 2023 and 2024☆46Updated last year
- ☆158Updated 2 years ago
- ☆59Updated 3 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆202Updated 5 years ago
- ☆53Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 8 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 8 months ago
- ☆234Updated 11 months ago
- ☆44Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Updated last year
- ☆278Updated 5 years ago