Alternatives and similar repositories for verilog-eval

Users that are interested in verilog-eval are comparing it to the libraries listed below

• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆215Updated 6 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆126Updated 9 months ago
• shailja-thakur / VGen
  ☆179Updated 9 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆222Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆53Updated 3 months ago
• GATECH-EIC / mg-verilog
  ☆47Updated 10 months ago
• AutoBench / AutoBench
  ☆25Updated 3 months ago
• NVlabs / VerilogCoder
  ☆50Updated 5 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆51Updated 2 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆151Updated 3 months ago
• laiyao1 / AnalogCoder
  ☆70Updated 4 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆130Updated 2 weeks ago
• shailja-thakur / AutoChip
  ☆32Updated 5 months ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆257Updated last week
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆36Updated 9 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆45Updated 7 months ago
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆135Updated last month
• UCLA-DM / HLSyn
  HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
  ☆29Updated last year
• NVlabs / CircuitOps
  ☆88Updated last month
• The-OpenROAD-Project / asap7
  ☆179Updated 4 months ago
• NVlabs / cvdp_benchmark
  ☆60Updated last week
• thu-nics / awesome_ai4eda
  ☆271Updated 4 years ago
• aliemo / transfomers-silicon-research
  Research and Materials on Hardware implementation of Transformer Model
  ☆275Updated 5 months ago
• NVlabs / AutoDMP
  ☆147Updated 2 years ago
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆275Updated 2 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆203Updated 3 weeks ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆27Updated 2 years ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated 11 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆43Updated last month
• AutoBench / CorrectBench
  ☆23Updated 4 months ago