NVlabs / verilog-evalLinks
Verilog evaluation benchmark for large language model
☆342Updated 4 months ago
Alternatives and similar repositories for verilog-eval
Users that are interested in verilog-eval are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆236Updated 9 months ago
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- ☆190Updated last year
- ☆251Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- ☆50Updated last year
- ☆32Updated 7 months ago
- ☆38Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- ☆15Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆160Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- ☆94Updated 2 weeks ago
- ☆94Updated 3 months ago
- ☆81Updated 8 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆274Updated this week
- ☆154Updated 2 years ago
- ☆92Updated 4 months ago
- ☆208Updated 8 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆25Updated last year
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- EPFL logic synthesis benchmarks☆217Updated this week
- ☆55Updated 5 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆42Updated last year
- Papers on LLM4EDA from 2023 and 2024☆44Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆55Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago