Alternatives and similar repositories for verilog-eval

Users that are interested in verilog-eval are comparing it to the libraries listed below

• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆200Updated 3 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆111Updated 6 months ago
• shailja-thakur / VGen
  ☆153Updated 7 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆198Updated 10 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆128Updated 7 months ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆254Updated 3 months ago
• NVlabs / VerilogCoder
  ☆35Updated 2 months ago
• GATECH-EIC / mg-verilog
  ☆45Updated 7 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆145Updated last month
• NVlabs / CircuitOps
  ☆80Updated 2 months ago
• The-OpenROAD-Project / asap7
  ☆166Updated 2 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆48Updated last week
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆177Updated 5 years ago
• IPRC-DIP / CodeV
  ☆27Updated this week
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆30Updated 7 months ago
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆129Updated last week
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆432Updated this week
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆44Updated last month
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆156Updated 3 weeks ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆192Updated 2 weeks ago
• aliemo / transfomers-silicon-research
  Research and Materials on Hardware implementation of Transformer Model
  ☆264Updated 3 months ago
• shailja-thakur / AutoChip
  ☆27Updated 2 months ago
• AutoBench / AutoBench
  ☆25Updated last month
• ncsu-eda / FreePDK3
  ☆146Updated 3 years ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆198Updated 3 weeks ago
• Picrew / EDA_LLM
  Papers on LLM4EDA from 2023 and 2024
  ☆34Updated 11 months ago
• laiyao1 / AnalogCoder
  ☆57Updated 2 months ago
• thu-nics / awesome_ai4eda
  ☆268Updated 4 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆135Updated last year
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆24Updated 2 years ago