NVlabs / verilog-eval
Verilog evaluation benchmark for large language model
☆234Updated last month
Alternatives and similar repositories for verilog-eval:
Users that are interested in verilog-eval are comparing it to the libraries listed below
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆166Updated last month
- An open-source benchmark for generating design RTL with natural language☆95Updated 4 months ago
- ☆137Updated 4 months ago
- ☆168Updated 8 months ago
- ☆39Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- ☆75Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 2 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- EPFL logic synthesis benchmarks☆180Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 4 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆248Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆164Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated 2 weeks ago
- ☆137Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆36Updated 2 months ago
- ☆38Updated 2 years ago
- ☆135Updated 7 months ago
- ☆44Updated 3 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆385Updated this week
- ☆136Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆28Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- Logic synthesis and ABC based optimization☆49Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆142Updated 8 months ago
- An integrated CGRA design framework☆86Updated 4 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆103Updated 5 years ago