NVlabs / verilog-eval
Verilog evaluation benchmark for large language model
☆175Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for verilog-eval
- An open-source benchmark for generating design RTL with natural language☆68Updated this week
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆127Updated 3 weeks ago
- ☆117Updated 3 weeks ago
- ☆127Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆115Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆113Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated last week
- ☆71Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆232Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆148Updated 4 years ago
- ☆129Updated last year
- ☆97Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆127Updated 4 months ago
- ☆29Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- ☆36Updated last year
- ☆99Updated 4 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆115Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- ☆21Updated 4 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆97Updated 4 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 10 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- ☆49Updated 2 weeks ago
- EDA wiki☆115Updated 4 months ago
- EPFL logic synthesis benchmarks☆164Updated 2 months ago
- ☆13Updated 2 weeks ago