NVlabs / verilog-eval
Verilog evaluation benchmark for large language model
☆250Updated 2 months ago
Alternatives and similar repositories for verilog-eval:
Users that are interested in verilog-eval are comparing it to the libraries listed below
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆183Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆103Updated 5 months ago
- ☆145Updated 6 months ago
- ☆41Updated 6 months ago
- ☆183Updated 9 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆41Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated 2 months ago
- ☆77Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆27Updated 5 months ago
- ☆12Updated 7 months ago
- ☆52Updated last month
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆39Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆170Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆195Updated 2 weeks ago
- ☆139Updated last year
- ☆23Updated this week
- ☆153Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- ☆138Updated 3 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆9Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆13Updated 10 months ago
- ☆26Updated last month
- ☆267Updated 4 years ago
- IC implementation of TPU☆121Updated 5 years ago
- IC implementation of Systolic Array for TPU☆228Updated 6 months ago
- Logic synthesis and ABC based optimization☆49Updated last week