NVlabs / verilog-evalLinks
Verilog evaluation benchmark for large language model
☆288Updated 5 months ago
Alternatives and similar repositories for verilog-eval
Users that are interested in verilog-eval are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆210Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆121Updated 8 months ago
- ☆171Updated 9 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆52Updated 3 months ago
- ☆217Updated last year
- ☆46Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- ☆24Updated 3 months ago
- ☆65Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- ☆86Updated 3 weeks ago
- ☆14Updated 10 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆163Updated last month
- ☆44Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated last month
- ☆175Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- EPFL logic synthesis benchmarks☆201Updated last month
- ☆145Updated 2 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- ☆44Updated 4 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- Machine-Learning Accelerator System Exploration Tools☆171Updated last month
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆43Updated 7 months ago
- ☆270Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆33Updated last month