NVlabs / verilog-eval
Verilog evaluation benchmark for large language model
☆179Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for verilog-eval
- An open-source benchmark for generating design RTL with natural language☆70Updated 2 weeks ago
- ☆119Updated last month
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆129Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆130Updated 4 months ago
- ☆72Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- ☆100Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆31Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- ☆45Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- ☆37Updated 4 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 11 months ago
- Logic synthesis and ABC based optimization☆46Updated 2 weeks ago
- ☆130Updated last year
- ☆17Updated last week
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆156Updated this week
- ☆99Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- EPFL logic synthesis benchmarks☆166Updated 2 months ago
- ☆36Updated last year