wuhy68 / ChatEDALinks
ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)
☆34Updated 5 months ago
Alternatives and similar repositories for ChatEDA
Users that are interested in ChatEDA are comparing it to the libraries listed below
Sorting:
- Datasets for EDA LLM research☆34Updated 9 months ago
- ☆91Updated 4 months ago
- ☆90Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- ☆245Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- ☆54Updated 5 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- ☆16Updated 6 months ago
- ☆49Updated last month
- ☆23Updated 11 months ago
- GNN-RE datasets for circuit recognition☆55Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆67Updated 6 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆232Updated 8 months ago
- ☆41Updated last year
- ☆20Updated 3 years ago
- ☆31Updated 2 years ago
- ☆31Updated 3 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆31Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆77Updated 4 months ago
- ☆61Updated this week
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆26Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆50Updated 10 months ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆71Updated 2 years ago