ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)
☆45May 21, 2025Updated 9 months ago
Alternatives and similar repositories for ChatEDA
Users that are interested in ChatEDA are comparing it to the libraries listed below
Sorting:
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- ☆265Jul 8, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- OpenROAD's Chatbot Assistant☆34Feb 27, 2026Updated last week
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Jun 14, 2025Updated 8 months ago
- ☆44May 18, 2024Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- ☆50Dec 10, 2024Updated last year
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- The first large scale formally verified reasoning dataset for Verilog☆20May 16, 2025Updated 9 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- ☆11Mar 3, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- ☆17Apr 16, 2024Updated last year
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- ☆54Sep 4, 2025Updated 6 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆64Updated this week
- MLIR+EqSat☆26Jan 10, 2026Updated last month
- ☆83Jan 5, 2026Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- ☆43Mar 10, 2025Updated 11 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- ☆33Aug 7, 2025Updated 6 months ago
- ☆16Oct 9, 2025Updated 4 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24Dec 21, 2025Updated 2 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- ☆20Apr 9, 2025Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- ☆23Nov 25, 2024Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago