wuhy68 / ChatEDALinks
ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)
☆30Updated 3 months ago
Alternatives and similar repositories for ChatEDA
Users that are interested in ChatEDA are comparing it to the libraries listed below
Sorting:
- ☆91Updated 2 months ago
- Datasets for EDA LLM research☆33Updated 8 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆167Updated 3 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ☆77Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- ☆82Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆64Updated 2 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆43Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆130Updated 10 months ago
- ☆31Updated 3 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆24Updated 5 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- OpenROAD's Chatbot Assistant☆21Updated this week
- ☆53Updated 3 months ago
- ☆19Updated 2 years ago
- ☆37Updated last year
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- ☆16Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- ☆60Updated last week
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆31Updated last year
- ☆24Updated last year
- ☆86Updated 2 months ago
- ☆227Updated last year
- ☆23Updated 10 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆48Updated 9 months ago