ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
☆19Updated 2 months ago
Alternatives and similar repositories for 2024_ICCAD_Contest_Gate_Sizing_Benchmark:
Users that are interested in 2024_ICCAD_Contest_Gate_Sizing_Benchmark are comparing it to the libraries listed below
- ☆29Updated last year
- ☆74Updated this week
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- ☆24Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆41Updated 2 weeks ago
- ☆37Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- ☆28Updated 3 years ago
- ☆23Updated 9 months ago
- Artificial Netlist Generator☆36Updated 10 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 3 weeks ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆38Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- ☆46Updated 3 months ago
- awesome-Analog-IC-Design-Automation☆30Updated last year
- ☆68Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆132Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆120Updated 3 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆43Updated last year
- GPU-based logic synthesis tool☆79Updated 6 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆26Updated 4 years ago
- ☆17Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆26Updated 2 months ago
- A parallel global router using the Galois framework☆27Updated last year