ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_BenchmarkLinks
☆27Updated last year
Alternatives and similar repositories for 2024_ICCAD_Contest_Gate_Sizing_Benchmark
Users that are interested in 2024_ICCAD_Contest_Gate_Sizing_Benchmark are comparing it to the libraries listed below
Sorting:
- ☆97Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- ☆95Updated 7 months ago
- Artificial Netlist Generator☆46Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Updated 6 months ago
- ☆32Updated 4 years ago
- ☆30Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Updated 7 months ago
- ☆79Updated last month
- ☆74Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- ☆31Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆59Updated 3 weeks ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Updated 3 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- ☆27Updated last year
- DATC RDF☆50Updated 5 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- ☆26Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- The first version of TritonPart☆31Updated 2 years ago