ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_BenchmarkLinks
☆23Updated 11 months ago
Alternatives and similar repositories for 2024_ICCAD_Contest_Gate_Sizing_Benchmark
Users that are interested in 2024_ICCAD_Contest_Gate_Sizing_Benchmark are comparing it to the libraries listed below
Sorting:
- ☆91Updated 4 months ago
- ☆77Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- Artificial Netlist Generator☆43Updated last year
- ☆27Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- ☆31Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆88Updated 4 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- ☆61Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆31Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 2 years ago
- ☆26Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆47Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- EDA physical synthesis optimization kit☆62Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆12Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago