ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark

Related projects: ⓘ

• NVlabs / CircuitOps
  ☆67Updated 8 months ago
• ABKGroup / PROBE3.0
  ☆34Updated 5 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated 11 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆28Updated 3 months ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆72Updated this week
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆18Updated 8 months ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆45Updated last year
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆26Updated 2 years ago
• IntelLabs / FloorSet
  ☆46Updated last month
• Yu-Maryland / Verilog-to-PyG
  ☆18Updated 4 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆39Updated 2 months ago
• liangrj2014 / ISPD24_contest
  ☆19Updated 5 months ago
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆11Updated last year
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 6 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆65Updated 2 months ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆92Updated 2 months ago
• zshi0616 / python-deepgate
  ☆18Updated 2 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆33Updated last year
• electronics-and-drives / MLCAD22
  Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"
  ☆9Updated 2 years ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆29Updated 6 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆59Updated 3 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆107Updated 3 months ago
• The-OpenROAD-Project / asap7
  ☆76Updated 2 months ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆50Updated 4 years ago
• UMN-EDA / BeGAN-benchmarks
  ☆24Updated last year
• ckchengucsd / SMT-based-STDCELL-Layout-Generator
  SMT-based-STDCELL-Layout-Generator
  ☆15Updated 2 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆96Updated 6 months ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆21Updated last year
• parkerluxu / awesome-Analog-IC-Design-Automation
  awesome-Analog-IC-Design-Automation
  ☆24Updated last year