ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_BenchmarkLinks
☆26Updated last year
Alternatives and similar repositories for 2024_ICCAD_Contest_Gate_Sizing_Benchmark
Users that are interested in 2024_ICCAD_Contest_Gate_Sizing_Benchmark are comparing it to the libraries listed below
Sorting:
- ☆97Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- Artificial Netlist Generator☆46Updated last year
- ☆32Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- ☆91Updated 6 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated last year
- ☆72Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- ☆29Updated last year
- ☆78Updated 2 weeks ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆150Updated 7 months ago
- ☆31Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆49Updated last year
- ☆155Updated 2 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- ☆59Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- ☆42Updated 3 years ago
- ☆35Updated 5 years ago