☆26Nov 7, 2024Updated last year
Alternatives and similar repositories for 2024_ICCAD_Contest_Gate_Sizing_Benchmark
Users that are interested in 2024_ICCAD_Contest_Gate_Sizing_Benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [ACM MM 2024] Reasoning and Correcting Diffusion for HOI Generation☆14Oct 1, 2024Updated last year
- ☆100Jun 24, 2025Updated last year
- ☆33Dec 16, 2021Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆55Jan 19, 2025Updated last year
- ☆17Apr 19, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Apr 8, 2025Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆167Updated this week
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆49Jun 24, 2024Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆20Nov 1, 2022Updated 3 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- 📘 Taiwan-LLM Tutor: Large Language Models for Taiwanese Secondary Education☆21Mar 18, 2025Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago
- ☆21Jan 13, 2025Updated last year
- ☆60Jan 19, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆26Jul 12, 2023Updated 2 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Official repository of "TDSD: Text-Driven Scene-Decoupled Weakly Supervised Video Anomaly Detection"☆11May 25, 2025Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- Datasets for EDA LLM research☆45Jan 17, 2025Updated last year
- ☆26Apr 24, 2021Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆103Feb 27, 2026Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆30Oct 17, 2020Updated 5 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆520Mar 11, 2026Updated 3 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- awesome-Analog-IC-Design-Automation☆56Apr 19, 2023Updated 3 years ago
- utilities for batched llm calls with retries☆51Jun 12, 2026Updated 2 weeks ago
- ☆22Mar 3, 2025Updated last year
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆24Apr 11, 2023Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- GPU-based logic synthesis tool☆106Mar 31, 2026Updated 3 months ago