Thinklab-SJTU / Awesome-LLM4EDA
☆172Updated 8 months ago
Alternatives and similar repositories for Awesome-LLM4EDA:
Users that are interested in Awesome-LLM4EDA are comparing it to the libraries listed below
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆166Updated last year
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆142Updated 9 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- ☆51Updated 5 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆16Updated 5 months ago
- ☆48Updated last week
- Verilog evaluation benchmark for large language model☆238Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆27Updated this week
- ☆138Updated 5 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆177Updated last month
- ☆63Updated last year
- Papers on LLM4EDA from 2023 and 2024☆25Updated 8 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆22Updated 6 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆21Updated 8 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆228Updated 4 months ago
- ☆266Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- ☆76Updated last month
- ☆20Updated 4 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆347Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- ☆29Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated 2 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆23Updated 10 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆45Updated 2 weeks ago
- ☆137Updated last year