Thinklab-SJTU / Awesome-LLM4EDAView external linksLinks
☆262Jul 8, 2024Updated last year
Alternatives and similar repositories for Awesome-LLM4EDA
Users that are interested in Awesome-LLM4EDA are comparing it to the libraries listed below
Sorting:
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆194Dec 28, 2023Updated 2 years ago
- Papers on LLM4EDA from 2023 and 2024☆46Jul 6, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆42May 21, 2025Updated 8 months ago
- ☆199Oct 17, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆37May 17, 2024Updated last year
- Verilog evaluation benchmark for large language model☆372Jul 14, 2025Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆251Feb 9, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆41May 23, 2024Updated last year
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- ☆59Jan 19, 2026Updated 3 weeks ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Jun 15, 2025Updated 8 months ago
- An open-source benchmark for generating design RTL with natural language☆156Nov 8, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- ☆54Oct 8, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- ☆23Jan 30, 2025Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆446Jul 17, 2025Updated 6 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆289Nov 23, 2025Updated 2 months ago
- ☆20Apr 9, 2025Updated 10 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- Deep learning toolkit-enabled VLSI placement☆940Dec 28, 2025Updated last month
- ☆15May 24, 2023Updated 2 years ago
- Hack@DAC 2021☆15Jul 24, 2024Updated last year
- ☆111Mar 10, 2025Updated 11 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated last month
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆21Dec 17, 2024Updated last year
- ☆16Aug 29, 2024Updated last year
- ☆32Aug 7, 2025Updated 6 months ago
- ☆122Dec 5, 2025Updated 2 months ago
- ☆68Jan 5, 2026Updated last month
- ☆44May 18, 2024Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆484Jan 10, 2026Updated last month
- OpenROAD's Chatbot Assistant☆33Updated this week
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- ☆98Jun 24, 2025Updated 7 months ago