Thinklab-SJTU / Awesome-LLM4EDA
☆130Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for Awesome-LLM4EDA
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆144Updated 10 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- An open-source benchmark for generating design RTL with natural language☆70Updated 2 weeks ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆129Updated last month
- ☆119Updated last month
- ☆56Updated last year
- ☆22Updated last week
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- ☆45Updated last month
- Verilog evaluation benchmark for large language model☆179Updated 3 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆307Updated last week
- Simple Python interface for ABC☆23Updated last year
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆206Updated last week
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆72Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- ☆259Updated 3 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆17Updated 4 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆11Updated 3 weeks ago
- ☆27Updated 11 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆20Updated last month
- ☆21Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago