Thinklab-SJTU / Awesome-LLM4EDALinks
☆198Updated 10 months ago
Alternatives and similar repositories for Awesome-LLM4EDA
Users that are interested in Awesome-LLM4EDA are comparing it to the libraries listed below
Sorting:
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆173Updated last year
- An open-source benchmark for generating design RTL with natural language☆111Updated 6 months ago
- Verilog evaluation benchmark for large language model☆268Updated 3 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆149Updated 11 months ago
- Papers on LLM4EDA from 2023 and 2024☆34Updated 11 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆200Updated 3 months ago
- ☆153Updated 7 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆371Updated 3 weeks ago
- ☆52Updated last week
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 7 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆39Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- ☆268Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆57Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- ☆45Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- ☆80Updated 2 months ago
- ☆66Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- ☆23Updated 6 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆41Updated 5 months ago
- ☆27Updated this week
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated this week
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆240Updated 6 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆25Updated 2 weeks ago