Thinklab-SJTU / Awesome-LLM4EDALinks
☆225Updated last year
Alternatives and similar repositories for Awesome-LLM4EDA
Users that are interested in Awesome-LLM4EDA are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆220Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- Verilog evaluation benchmark for large language model☆308Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆167Updated 2 months ago
- ☆179Updated 10 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆176Updated last year
- ☆74Updated last week
- Papers on LLM4EDA from 2023 and 2024☆40Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ☆272Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆396Updated last month
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆22Updated 10 months ago
- ☆53Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆50Updated 2 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆43Updated 3 weeks ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 4 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆29Updated 3 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆58Updated 4 months ago
- ☆90Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆47Updated 2 months ago
- ☆25Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated last month
- ☆66Updated 2 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆264Updated last month
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆47Updated 8 months ago
- ☆23Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- Datasets for EDA LLM research☆32Updated 7 months ago