Thinklab-SJTU / Awesome-LLM4EDALinks
☆238Updated last year
Alternatives and similar repositories for Awesome-LLM4EDA
Users that are interested in Awesome-LLM4EDA are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆227Updated 8 months ago
- ☆184Updated 11 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆172Updated 3 months ago
- Verilog evaluation benchmark for large language model☆323Updated 2 months ago
- Papers on LLM4EDA from 2023 and 2024☆44Updated last year
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆182Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆133Updated 2 months ago
- ☆54Updated 4 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆25Updated 11 months ago
- ☆274Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆404Updated 2 months ago
- ☆85Updated last month
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆30Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- ☆28Updated 5 months ago
- ☆61Updated 3 weeks ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆67Updated 3 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆31Updated 4 months ago
- ☆91Updated 3 months ago
- ☆48Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆44Updated 2 weeks ago
- Datasets for EDA LLM research☆33Updated 8 months ago
- ☆148Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago