The-OpenROAD-Project / OpenDP
Open Source Detailed Placement engine
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpenDP
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- Macro placement tool for OpenROAD flow☆21Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- ☆14Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- Power grid analysis☆17Updated 4 years ago
- Annealing-based PCB placement tool☆32Updated 4 years ago
- ☆24Updated 4 years ago
- ☆19Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- ☆13Updated 5 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆11Updated 5 years ago
- Benchmarks for Yosys development☆22Updated 4 years ago
- Si2 LEF parser☆9Updated 3 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆32Updated last year
- DATC RDF☆48Updated 4 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- Open Source Detailed Placement engine☆34Updated 4 years ago
- ☆39Updated 4 years ago
- An analytical VLSI placer☆26Updated 2 years ago
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆24Updated 3 years ago
- ☆29Updated 4 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago