The-OpenROAD-Project / OpenDPLinks
Open Source Detailed Placement engine
☆12Updated 5 years ago
Alternatives and similar repositories for OpenDP
Users that are interested in OpenDP are comparing it to the libraries listed below
Sorting:
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Macro placement tool for OpenROAD flow☆24Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆34Updated 2 years ago
- ☆15Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆13Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Intel's Analog Detailed Router☆40Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- ☆35Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- ☆33Updated 6 years ago
- UCSD Detailed Router☆94Updated 5 years ago
- ☆44Updated 6 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Annealing-based PCB placement tool☆40Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- ILP SAT Detailed Router☆13Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 5 years ago
- Power grid analysis☆20Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- IDEA project source files☆111Updated 3 months ago
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Updated last year