pku-liang / OriGenLinks
OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
☆27Updated last year
Alternatives and similar repositories for OriGen
Users that are interested in OriGen are comparing it to the libraries listed below
Sorting:
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆53Updated 11 months ago
- ☆61Updated 8 months ago
- ☆16Updated 3 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆32Updated last year
- ☆52Updated 10 months ago
- ☆41Updated last year
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 8 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆78Updated 7 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- An open-source benchmark for generating design RTL with natural language☆150Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- agile hardware-software co-design☆52Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆42Updated 11 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- An Open-Source Tool for CGRA Accelerators☆77Updated 3 months ago
- This is a python repo for flattening Verilog☆20Updated 7 months ago
- ☆51Updated last year
- ☆61Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago