pku-liang / OriGenLinks
OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
☆19Updated 8 months ago
Alternatives and similar repositories for OriGen
Users that are interested in OriGen are comparing it to the libraries listed below
Sorting:
- ☆46Updated 9 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆25Updated last year
- ☆56Updated 3 months ago
- ☆21Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 3 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year
- An open-source benchmark for generating design RTL with natural language☆121Updated 8 months ago
- ☆17Updated 3 months ago
- ☆44Updated 6 months ago
- agile hardware-software co-design☆50Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆24Updated last month
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- ☆30Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆84Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- ☆16Updated 3 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆43Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆42Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- ☆35Updated last year
- ☆65Updated 5 months ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆20Updated 7 months ago
- ☆35Updated 7 months ago