OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
☆29Oct 20, 2024Updated last year
Alternatives and similar repositories for OriGen
Users that are interested in OriGen are comparing it to the libraries listed below
Sorting:
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Utilities for paper writing.☆12Jan 11, 2026Updated last month
- ☆14Aug 27, 2020Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆162Nov 8, 2024Updated last year
- ☆17Mar 26, 2025Updated 11 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆91Apr 26, 2025Updated 10 months ago
- modified cutlass☆15Oct 26, 2020Updated 5 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆36Oct 15, 2025Updated 4 months ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- RISCV C and Triton AI-Benchmark☆23Jan 28, 2026Updated last month
- ☆59Jan 19, 2026Updated last month
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆30May 23, 2025Updated 9 months ago
- ☆34Dec 21, 2025Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆255Feb 9, 2025Updated last year
- A Toy-Purpose TPU Simulator☆22Jun 7, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 8 months ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- ☆37Apr 11, 2025Updated 10 months ago
- 北京大学本科生毕业论文 latex 模版，基于 pkuthss 1.9.0 修改☆27May 15, 2022Updated 3 years ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Updated this week
- ☆34Jun 7, 2021Updated 4 years ago
- Verilog evaluation benchmark for large language model☆381Jul 14, 2025Updated 7 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆36Feb 21, 2024Updated 2 years ago
- ☆45May 18, 2024Updated last year
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- Implementation of TSM2L and TSM2R -- High-Performance Tall-and-Skinny Matrix-Matrix Multiplication Algorithms for CUDA☆35Jul 28, 2020Updated 5 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- ☆13Jan 16, 2026Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- ☆50Dec 10, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆45May 21, 2025Updated 9 months ago
- ☆58Nov 29, 2025Updated 3 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- custom controller☆11Jan 3, 2024Updated 2 years ago