pku-liang / OriGen
OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
☆13Updated 3 months ago
Alternatives and similar repositories for OriGen:
Users that are interested in OriGen are comparing it to the libraries listed below
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆12Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆21Updated 2 weeks ago
- ☆41Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆38Updated 2 weeks ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆17Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago
- ☆22Updated 2 months ago
- This is a python repo for flattening Verilog☆15Updated 2 weeks ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 weeks ago
- ☆28Updated 3 years ago
- ☆16Updated 2 years ago
- EQueue Dialect☆40Updated 2 years ago
- 关于移植模型至gemmini的文档☆21Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated 3 weeks ago
- ☆24Updated 4 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated last week
- Release of stream-specialization software/hardware stack.☆120Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 months ago
- ☆25Updated 3 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 3 weeks ago
- ☆22Updated last year