pku-liang / OriGen
OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
☆18Updated 6 months ago
Alternatives and similar repositories for OriGen:
Users that are interested in OriGen are comparing it to the libraries listed below
- ☆41Updated 6 months ago
- ☆40Updated 3 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- ☆16Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- This is a python repo for flattening Verilog☆16Updated 2 weeks ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- ☆26Updated 5 months ago
- ☆29Updated 4 months ago
- ☆49Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- agile hardware-software co-design☆46Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆31Updated 11 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- ☆14Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- The open-sourced version of BOOM-Explorer☆39Updated last year
- An Open-Source Tool for CGRA Accelerators☆64Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- ☆12Updated 7 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆30Updated 11 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- EQueue Dialect☆40Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆29Updated 3 weeks ago