CODA-Team / AncstrGNN_benchmarkLinks
Analog IC symmetry extraction benchmark of AncstrGNN
☆10Updated 10 months ago
Alternatives and similar repositories for AncstrGNN_benchmark
Users that are interested in AncstrGNN_benchmark are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆48Updated 3 weeks ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆16Updated 4 years ago
- Artificial Netlist Generator☆39Updated last year
- ☆31Updated 3 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆44Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆56Updated 3 months ago
- ☆24Updated 2 years ago
- ☆28Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- awesome-Analog-IC-Design-Automation☆37Updated 2 years ago
- ☆23Updated 7 months ago
- DATC RDF☆50Updated 4 years ago
- just checking☆16Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- GNN-RE datasets for circuit recognition☆47Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- ☆20Updated 2 years ago
- ☆15Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago