Analog IC symmetry extraction benchmark of AncstrGNN
☆10Aug 19, 2024Updated last year
Alternatives and similar repositories for AncstrGNN_benchmark
Users that are interested in AncstrGNN_benchmark are comparing it to the libraries listed below
Sorting:
- ☆18May 23, 2021Updated 4 years ago
- just checking☆21Jun 29, 2022Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- Analog and mixed-signal automatic placer☆12Feb 14, 2023Updated 3 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- ☆77Oct 29, 2025Updated 4 months ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- Machine Generated Analog IC Layout☆271Apr 24, 2024Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- ☆25Dec 8, 2025Updated 2 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- ☆339Jan 13, 2026Updated last month
- ☆36Feb 2, 2026Updated last month
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- ☆83Jan 5, 2026Updated 2 months ago
- ☆50Jun 29, 2024Updated last year
- awesome-Analog-IC-Design-Automation☆47Apr 19, 2023Updated 2 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- [CVPRW'22] A privacy attack that exploits Adversarial Training models to compromise the privacy of Federated Learning systems.☆12Jul 7, 2022Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆23Jan 25, 2026Updated last month
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆17Sep 23, 2025Updated 5 months ago
- ☆11Mar 3, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- A pytorch implementation of LCGNN☆11Jun 1, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- ☆12Dec 11, 2023Updated 2 years ago
- Fast String Subsequence Kernel (SSK) implementation in Python (Cython)☆10Jan 16, 2021Updated 5 years ago
- ☆14Nov 2, 2022Updated 3 years ago
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆23Dec 9, 2024Updated last year