CODA-Team / AncstrGNN_benchmarkLinks
Analog IC symmetry extraction benchmark of AncstrGNN
☆10Updated 10 months ago
Alternatives and similar repositories for AncstrGNN_benchmark
Users that are interested in AncstrGNN_benchmark are comparing it to the libraries listed below
Sorting:
- Artificial Netlist Generator☆39Updated last year
- Analog Placement Quality Prediction☆22Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆50Updated last month
- ☆16Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆33Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- ☆23Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆73Updated last month
- ☆31Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 5 months ago
- ☆25Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 10 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆58Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- The first version of TritonPart☆27Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆57Updated 4 years ago
- GNN-RE datasets for circuit recognition☆49Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- DATC RDF☆51Updated 4 years ago
- Machine Generated Analog IC Layout☆239Updated last year
- ☆10Updated 3 months ago