CODA-Team / AncstrGNN_benchmarkLinks
Analog IC symmetry extraction benchmark of AncstrGNN
☆10Updated last year
Alternatives and similar repositories for AncstrGNN_benchmark
Users that are interested in AncstrGNN_benchmark are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆24Updated 2 years ago
- Artificial Netlist Generator☆42Updated last year
- ☆57Updated this week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- ☆17Updated 4 years ago
- ☆31Updated 3 years ago
- ☆23Updated 10 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- ☆31Updated last year
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆138Updated 2 months ago
- ☆77Updated 3 months ago
- ☆57Updated 4 years ago
- Machine Generated Analog IC Layout☆252Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 10 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆71Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆82Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- ☆24Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago