CODA-Team / AncstrGNN_benchmarkLinks
Analog IC symmetry extraction benchmark of AncstrGNN
☆10Updated last year
Alternatives and similar repositories for AncstrGNN_benchmark
Users that are interested in AncstrGNN_benchmark are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆24Updated 2 years ago
- Artificial Netlist Generator☆40Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- ☆53Updated 2 months ago
- ☆17Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ☆31Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated last month
- ☆23Updated 9 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆45Updated 2 months ago
- ☆57Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆48Updated 2 months ago
- Machine Generated Analog IC Layout☆248Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- ☆25Updated 2 years ago
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆74Updated last week
- ☆31Updated last year
- ☆28Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆24Updated last year
- DATC RDF☆50Updated 5 years ago