CODA-Team / AncstrGNN_benchmarkLinks
Analog IC symmetry extraction benchmark of AncstrGNN
☆10Updated last year
Alternatives and similar repositories for AncstrGNN_benchmark
Users that are interested in AncstrGNN_benchmark are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Artificial Netlist Generator☆43Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆18Updated 4 years ago
- ☆61Updated last month
- ☆31Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- ☆77Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- ☆23Updated 11 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- ☆27Updated last year
- Machine Generated Analog IC Layout☆256Updated last year
- awesome-Analog-IC-Design-Automation☆40Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- DATC RDF☆50Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- GNN-RE datasets for circuit recognition☆55Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- ☆59Updated 4 years ago
- ☆88Updated 2 months ago
- ☆31Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago