☆29Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for HKUST-GZ_RBM_Research_Proposal
Users that are interested in HKUST-GZ_RBM_Research_Proposal are comparing it to the libraries listed below
Sorting:
- ☆55Jul 1, 2024Updated last year
- Zulip-based bot to respond users by ChatGPT☆18Feb 1, 2026Updated last month
- ☆13Jan 20, 2023Updated 3 years ago
- ☆17Apr 16, 2024Updated last year
- TensorRT-in-Action 是一个 GitHub 代码库，提供了使用 TensorRT 的代码示例，并有对应 Jupyter Notebook。☆14Jun 1, 2023Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- ☆59Jan 19, 2026Updated 2 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- [CVPR 2026] Official Implementation of "Interact2Ar: Full-Body Human-Human Interaction Generation via Autoregressive Diffusion Models".☆16Feb 23, 2026Updated 3 weeks ago
- This is the official repo for [CoRL 2024] Contrastive Imitation Learning for Language-guided Multi-Task Robotic Manipulation☆32Oct 30, 2024Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- ☆28Jun 25, 2024Updated last year
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- Repository for "Latent Conditioned Loco-Manipulation Using Motion Priors"☆27Sep 23, 2025Updated 5 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Benchmark tests supporting the TiledCUDA library.☆18Nov 19, 2024Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Downloadable prebuilt AppImages for KiCad☆14Sep 14, 2019Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- JuliaCN 2022 archived demo repo: How Julia beats MATLAB's C codes by 1000x☆10May 25, 2023Updated 2 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆25Jan 25, 2026Updated last month
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- non-extensible/hardcoded pattern matching, core of MLStyle☆16Jun 10, 2021Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆51Oct 28, 2024Updated last year
- Goofy physics notation☆11Apr 7, 2020Updated 5 years ago
- Batched routines (BLAS, LAPACK, etc.) for multi-dimensional arrays☆12Apr 10, 2022Updated 3 years ago
- Provides Gif support in Julia using LibGif☆12Aug 3, 2025Updated 7 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆18Dec 18, 2023Updated 2 years ago
- SePer is an accurate / fast / free-of-API metric to measure document quality via information gain☆31Feb 22, 2026Updated 3 weeks ago
- Building a Docker image to run KiCad 5, 6, 7, ...☆12Feb 25, 2024Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆20Dec 10, 2024Updated last year