SiliconSemantics / firrtlatorLinks
firrtlator is a FIRRTL C++ library
☆22Updated 8 years ago
Alternatives and similar repositories for firrtlator
Users that are interested in firrtlator are comparing it to the libraries listed below
Sorting:
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Verilog AST☆21Updated last year
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- soap - Structural Optimisation of Arithmetic Programs☆23Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- ☆26Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 4 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Fluid Pipelines☆11Updated 7 years ago
- ☆103Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- Bazel build rules for Verilator☆24Updated last year
- ☆56Updated 3 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago