firrtlator is a FIRRTL C++ library
☆23Dec 15, 2016Updated 9 years ago
Alternatives and similar repositories for firrtlator
Users that are interested in firrtlator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- A web app that tests your typing skills with your own text developed in dart with flutter☆12Mar 12, 2021Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆13Sep 30, 2020Updated 5 years ago
- My VHDL code☆10Jan 24, 2019Updated 7 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12May 20, 2021Updated 5 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 10 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 6 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- A WiFi recording sign that automatically lights up when recording in a DAW.☆17Sep 27, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated 2 years ago
- Galois RISC-V ISA Formal Tools☆61May 6, 2026Updated 2 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jul 16, 2026Updated last week
- Marginally better than redstone☆104Aug 12, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Technology file parser in Rust☆13Apr 6, 2021Updated 5 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆20Mar 3, 2026Updated 4 months ago
- A basic implementation of C++ Concepts in C++14 (CppCon 2016 Lightning Talks)☆37Dec 1, 2016Updated 9 years ago
- ASIO Cooperative Task for await-based coroutine☆16Sep 8, 2018Updated 7 years ago
- reverse engineering branch predictors☆18Feb 28, 2016Updated 10 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆79Apr 24, 2020Updated 6 years ago