SiliconSemantics / firrtlatorLinks
firrtlator is a FIRRTL C++ library
☆23Updated 8 years ago
Alternatives and similar repositories for firrtlator
Users that are interested in firrtlator are comparing it to the libraries listed below
Sorting:
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Verilog AST☆21Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 10 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 3 weeks ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Testing processors with Random Instruction Generation☆46Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- Fluid Pipelines☆11Updated 7 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- ☆26Updated 2 years ago
- ☆56Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- RISC-V BSV Specification☆21Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month