SiliconSemantics / firrtlatorLinks
firrtlator is a FIRRTL C++ library
☆21Updated 8 years ago
Alternatives and similar repositories for firrtlator
Users that are interested in firrtlator are comparing it to the libraries listed below
Sorting:
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 3 weeks ago
- soap - Structural Optimisation of Arithmetic Programs☆23Updated 9 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Consistency checker for memory subsystem traces☆21Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- Useful utilities for BAR projects☆31Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Verilog AST☆21Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated last month
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- chipy hdl☆17Updated 7 years ago