SiliconSemantics / firrtlatorLinks
firrtlator is a FIRRTL C++ library
☆23Updated 8 years ago
Alternatives and similar repositories for firrtlator
Users that are interested in firrtlator are comparing it to the libraries listed below
Sorting:
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- Verilog AST☆21Updated 2 years ago
- RTLCheck☆23Updated 7 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆30Updated 3 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆104Updated 3 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- RISC-V BSV Specification☆22Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆15Updated 4 years ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- ☆19Updated 10 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- ☆40Updated 4 years ago