A reconfigurable logic circuit made of identical rotatable tiles.
☆25Nov 15, 2021Updated 4 years ago
Alternatives and similar repositories for rotfpga
Users that are interested in rotfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 3 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- Analog and power building blocks for sky130 pdk☆23Mar 3, 2021Updated 5 years ago
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Tiny Tapeout IHP 26a shuttle using the open source ihp-sg13g2 PDK☆12Apr 1, 2026Updated 7 months ago
- ☆31Aug 19, 2019Updated 7 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Jun 29, 2021Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆65Nov 5, 2021Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆20Oct 24, 2026Updated last week
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆32Sep 17, 2025Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- RP2040 bootloader in Rust☆45May 14, 2022Updated 4 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆43Sep 12, 2026Updated last month
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Unnamed Compiled Systems Language Project☆26Nov 9, 2023Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- ☆20Aug 20, 2025Updated last year