htfab / rotfpga
A reconfigurable logic circuit made of identical rotatable tiles.
☆19Updated 2 years ago
Related projects: ⓘ
- A padring generator for ASICs☆22Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆28Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆17Updated 2 years ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- USB virtual model in C++ for Verilog☆26Updated 2 weeks ago
- Cross compile FPGA tools☆22Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated 10 months ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆53Updated this week
- a small simple slow serial FPGA core☆16Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆40Updated last week
- LunaPnR is a place and router for integrated circuits☆40Updated last month
- VHDL Code for infrastructural blocks (designed for FPGA)☆12Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated last year
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Everything needed for ulx3s FPGA☆13Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- PicoRV☆43Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated 10 months ago
- There are many RISC V projects on iCE40. This one is mine.☆13Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated 10 months ago