htfab / rotfpgaLinks
A reconfigurable logic circuit made of identical rotatable tiles.
☆23Updated 3 years ago
Alternatives and similar repositories for rotfpga
Users that are interested in rotfpga are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- RISC-V processor☆32Updated 3 years ago
- ☆20Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆38Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆30Updated last week
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 3 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- Repo to help explain the different options users have for packaging.☆18Updated 3 years ago
- ☆70Updated last year
- ☆32Updated 2 years ago