htfab / rotfpgaLinks
A reconfigurable logic circuit made of identical rotatable tiles.
β23Updated 4 years ago
Alternatives and similar repositories for rotfpga
Users that are interested in rotfpga are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICsβ25Updated 2 years ago
- π₯ Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.β31Updated 3 years ago
- USB virtual model in C++ for Verilogβ32Updated last year
- LunaPnR is a place and router for integrated circuitsβ47Updated 5 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boardsβ46Updated last week
- Virtual development board for HDL designβ42Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.β22Updated 2 years ago
- Examples and design pattern for VHDL verificationβ15Updated 9 years ago
- Gate-level visualization generator for SKY130-based chip designs.β21Updated 4 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stanβ¦β52Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttlesβ36Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAsβ31Updated 5 years ago
- β33Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the β¦β58Updated last month
- Small footprint and configurable Inter-Chip communication coresβ66Updated 2 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrationsβ69Updated last week
- RISC-V Processor written in Amaranth HDLβ39Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB coresβ52Updated 2 years ago
- β38Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SAβ81Updated 5 years ago
- Using VexRiscv without installing Scalaβ39Updated 4 years ago
- PicoRVβ43Updated 5 years ago
- Open Source AESβ31Updated 2 months ago
- FPGA250 aboard the eFabless Caravelβ32Updated 5 years ago
- a small simple slow serial FPGA coreβ16Updated 4 years ago
- Generic Logic Interfacing Projectβ48Updated 5 years ago
- β20Updated 3 years ago
- cryptography ip-cores in vhdl / verilogβ41Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/β28Updated 11 months ago
- A collection of debugging busses developed and presented at zipcpu.comβ42Updated last year