htfab / rotfpga
A reconfigurable logic circuit made of identical rotatable tiles.
☆20Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for rotfpga
- A padring generator for ASICs☆22Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- ☆22Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- RISC-V processor☆28Updated 2 years ago
- SAR ADC on tiny tapeout☆35Updated last week
- ☆12Updated 3 years ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Bitstream relocation and manipulation tool.☆40Updated last year
- PMOD boards for ULX3S☆40Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Demo board for TT4 and beyond☆19Updated last month
- Open Source AES☆31Updated 7 months ago
- Virtual Development Board☆58Updated 2 years ago