Facilitates building open source tools for working with hardware description languages (HDLs)
☆66Dec 4, 2019Updated 6 years ago
Alternatives and similar repositories for hdl-tools
Users that are interested in hdl-tools are comparing it to the libraries listed below
Sorting:
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- BitGPU is a GPU approach to solve the bitwidth optimization problem in FPGA datapaths.☆11Feb 10, 2017Updated 9 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆50Dec 18, 2025Updated 2 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Nov 2, 2025Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- ☆17Nov 4, 2024Updated last year
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆23Nov 28, 2025Updated 3 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week