jiegec / verilog-langLinks
A hand-written recursive decent Verilog parser.
☆10Updated 3 years ago
Alternatives and similar repositories for verilog-lang
Users that are interested in verilog-lang are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- A router IP written in Verilog.☆12Updated 5 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A naive verilog/systemverilog formatter☆21Updated 7 months ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- RV32I by cats☆15Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- Compiling finite generators to digital logic. WIP☆13Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆43Updated last week
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- ☆17Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- My knowledge base☆71Updated this week
- Remote JTAG server for remote debugging☆42Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 11 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆52Updated last month
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆28Updated 4 months ago