A hand-written recursive decent Verilog parser.
☆10Jun 28, 2026Updated 2 months ago
Alternatives and similar repositories for verilog-lang
Users that are interested in verilog-lang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 6 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 6 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 6 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 7 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Benchmarking a single‑prompt Rust OS kernel implementation, comparing Claude Code Fable, Opus, and Sonnet.☆58Updated this week
- A database management system implemented in Rust from scratch.☆21Jul 24, 2021Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- A simple gitlab/github web hooks daemon☆16Aug 14, 2026Updated 3 weeks ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Mar 17, 2022Updated 4 years ago
- Remote JTAG server for remote debugging☆46Dec 31, 2025Updated 8 months ago
- Project template for Artix-7 based Thinpad board☆53Aug 3, 2026Updated last month
- Follow nginx log, and find out bad guys!☆24May 10, 2026Updated 3 months ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- An advanced cross-platform serial port utility☆29Dec 28, 2025Updated 8 months ago
- THU compiler principle course homework, written in rust. (this is not the pa framework)☆13Dec 24, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Run wavedrom in typst☆20Apr 9, 2025Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 10 months ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- Convert regex(es) to dfa.☆14Apr 30, 2021Updated 5 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- CPU micro benchmarks☆85Aug 14, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- Binary translation in Rust☆12Jun 22, 2020Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 9 months ago