jiegec / verilog-langView external linksLinks
A hand-written recursive decent Verilog parser.
☆10Jan 30, 2026Updated 2 weeks ago
Alternatives and similar repositories for verilog-lang
Users that are interested in verilog-lang are comparing it to the libraries listed below
Sorting:
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated last month
- ☆17Mar 17, 2022Updated 3 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 10 months ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago
- Follow nginx log, and find out bad guys!☆23Feb 2, 2026Updated last week
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- A database management system implemented in Rust from scratch.☆21Jul 24, 2021Updated 4 years ago
- An advanced cross-platform serial port utility☆26Dec 28, 2025Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- 开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.☆10Aug 28, 2024Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆14Aug 3, 2025Updated 6 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- A simple gitlab/github web hooks daemon☆16Feb 6, 2026Updated last week
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- CPU micro benchmarks☆76Jan 17, 2026Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 3 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- THU compiler principle course homework, written in rust. (this is not the pa framework)☆13Dec 24, 2018Updated 7 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 2 months ago
- The 'missing header' for Chisel☆22Feb 5, 2026Updated last week
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆32Jun 18, 2025Updated 7 months ago
- ☆17Apr 3, 2022Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- High-performance Finite Field Library for x86 and ARM☆14Jul 22, 2023Updated 2 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 3 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago