jiegec / verilog-lang
A hand-written recursive decent Verilog parser.
☆11Updated 2 years ago
Alternatives and similar repositories for verilog-lang:
Users that are interested in verilog-lang are comparing it to the libraries listed below
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- Implements kernels with RISC-V Vector☆22Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆24Updated last month
- What if everything is a io_uring?☆16Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- RV32I by cats☆17Updated last year
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆31Updated 4 years ago
- A naive verilog/systemverilog formatter☆20Updated this week
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- ☆17Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- Tex source for talk slide.☆10Updated 4 years ago
- Run Rocket Chip on VCU128☆29Updated 3 months ago
- The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project☆27Updated this week
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- The 'missing header' for Chisel☆18Updated last month
- Relaxed Rust (for cats)☆16Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆19Updated last month
- ☆10Updated last year
- Toy ELF dynlinker & interp☆10Updated 9 months ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- My knowledge base☆45Updated this week