jiegec / verilog-lang
A hand-written recursive decent Verilog parser.
☆11Updated 2 years ago
Alternatives and similar repositories for verilog-lang:
Users that are interested in verilog-lang are comparing it to the libraries listed below
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- Implements kernels with RISC-V Vector☆22Updated last year
- Microarchitecture diagrams of several CPUs☆24Updated last month
- RV32I by cats☆17Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- ☆17Updated 2 years ago
- A naive verilog/systemverilog formatter☆20Updated 2 years ago
- My knowledge base☆45Updated this week
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆31Updated 4 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- Tex source for talk slide.☆10Updated 4 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated last month
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Toy ELF dynlinker & interp☆10Updated 9 months ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆15Updated 4 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- Run Rocket Chip on VCU128☆29Updated 3 months ago
- ☆10Updated last year
- Warning: 🕳 ahead!☆16Updated 5 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago