schoeberl / lipsiLinks
Lipsi: Probably the Smallest Processor in the World
☆88Updated last year
Alternatives and similar repositories for lipsi
Users that are interested in lipsi are comparing it to the libraries listed below
Sorting:
- A Tiny Processor Core☆114Updated 3 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 6 months ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- Yet Another RISC-V Implementation☆98Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆188Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- An implementation of RISC-V☆43Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆235Updated 11 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Labs to learn SpinalHDL☆149Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated 2 weeks ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Main page☆128Updated 5 years ago
- 64-bit multicore Linux-capable RISC-V processor☆99Updated 6 months ago
- OmniXtend cache coherence protocol☆82Updated 5 months ago
- The specification for the FIRRTL language☆62Updated last week