Lipsi: Probably the Smallest Processor in the World
☆88Apr 15, 2024Updated last year
Alternatives and similar repositories for lipsi
Users that are interested in lipsi are comparing it to the libraries listed below
Sorting:
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- A Tiny Processor Core☆114Jul 14, 2025Updated 7 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- ☆20Feb 9, 2020Updated 6 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Feb 24, 2026Updated last week
- ☆24Feb 11, 2021Updated 5 years ago
- x86 16-bit program drawing the heart curve equation☆17Feb 15, 2021Updated 5 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated 2 weeks ago
- Atlast is a FORTH-like threaded language, implemented in standard C, which can either be used stand-alone or embedded in applications to …☆56Feb 22, 2023Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆14Nov 5, 2017Updated 8 years ago