Lipsi: Probably the Smallest Processor in the World
☆88Apr 15, 2024Updated last year
Alternatives and similar repositories for lipsi
Users that are interested in lipsi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An implementation of RISC-V☆50Dec 11, 2025Updated 3 months ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated 2 months ago
- A Tiny Processor Core☆114Jul 14, 2025Updated 8 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 6 months ago
- ☆20Feb 9, 2020Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆229Feb 19, 2026Updated last month
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆13May 8, 2025Updated 10 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- ☆17Nov 4, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 5, 2026Updated 2 weeks ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆51Dec 2, 2025Updated 3 months ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago