schoeberl / lipsiLinks
Lipsi: Probably the Smallest Processor in the World
☆88Updated last year
Alternatives and similar repositories for lipsi
Users that are interested in lipsi are comparing it to the libraries listed below
Sorting:
- A Tiny Processor Core☆113Updated 3 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- An implementation of RISC-V☆42Updated 3 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆184Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Chisel Learning Journey☆110Updated 2 years ago
- Labs to learn SpinalHDL☆149Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- ☆108Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RISC-V Formal Verification Framework☆156Updated last week
- The specification for the FIRRTL language☆62Updated this week
- Naive Educational RISC V processor☆89Updated last week