jiegec / rocket-chip-vcu128View external linksLinks
Run Rocket Chip on VCU128
☆30Oct 21, 2025Updated 3 months ago
Alternatives and similar repositories for rocket-chip-vcu128
Users that are interested in rocket-chip-vcu128 are comparing it to the libraries listed below
Sorting:
- ☆17Mar 17, 2022Updated 3 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 weeks ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 8, 2026Updated last week
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated last month
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- 🇨🇳翻译: 「rust-ffi-omnibus」 将 Rust 代码 导出, 应用于 其他语言 的例子集合 ❤️更新 ✅☆12May 16, 2019Updated 6 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆18Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆65Updated this week
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- Pointer analysis prototype (currently including anderson, steensgard).☆16Dec 20, 2021Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 8 years ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- Open-source non-blocking L2 cache☆52Feb 3, 2026Updated last week
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Next-GEN Confguration Template Generation Language☆12Jul 21, 2022Updated 3 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- ☆23Jun 14, 2023Updated 2 years ago
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated 3 weeks ago
- Rcore Virtual Machine☆115Mar 6, 2024Updated last year
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago