Run Rocket Chip on VCU128
☆30Oct 21, 2025Updated 6 months ago
Alternatives and similar repositories for rocket-chip-vcu128
Users that are interested in rocket-chip-vcu128 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 17, 2022Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 3 months ago
- ☆14Dec 15, 2022Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 3 years ago
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- Remote JTAG server for remote debugging☆45Dec 31, 2025Updated 4 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆20Apr 29, 2026Updated last week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- ☆14Apr 28, 2026Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- 2022 USTC 011705 (OSH) Course Project of Runikraft Group☆13Jul 22, 2022Updated 3 years ago
- ☆13Oct 8, 2021Updated 4 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- ☆90Apr 21, 2026Updated 2 weeks ago
- ☆13Feb 13, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆17Apr 3, 2022Updated 4 years ago
- 🇨🇳翻译: 「rust-ffi-omnibus」 将 Rust 代码 导出, 应用于 其他语言 的例子集合 ❤️更新 ✅☆12May 16, 2019Updated 6 years ago
- ☆16Sep 29, 2022Updated 3 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 3 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated last year
- 清华成绩刮刮乐☆20Feb 17, 2014Updated 12 years ago