Run Rocket Chip on VCU128
☆30Oct 21, 2025Updated 9 months ago
Alternatives and similar repositories for rocket-chip-vcu128
Users that are interested in rocket-chip-vcu128 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 17, 2022Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- ☆14Dec 15, 2022Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wrapper for Rocket-Chip on FPGAs☆140Oct 5, 2022Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 3 years ago
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 4 years ago
- Remote JTAG server for remote debugging☆46Dec 31, 2025Updated 7 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- (System)Verilog to Chisel translator☆122May 20, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- SD device emulator from ProjectVault☆21Sep 24, 2019Updated 6 years ago
- ☆20Nov 4, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- ☆14Apr 28, 2026Updated 3 months ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- 2022 USTC 011705 (OSH) Course Project of Runikraft Group☆13Jul 22, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆14Oct 8, 2021Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- Run wavedrom in typst☆20Apr 9, 2025Updated last year
- ☆10Nov 12, 2019Updated 6 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Apr 3, 2022Updated 4 years ago
- 🇨🇳翻译: 「rust-ffi-omnibus」 将 Rust 代码 导出, 应用于 其他语言 的例子集合 ❤️更新 ✅☆12May 16, 2019Updated 7 years ago
- ☆16Sep 29, 2022Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆92Updated this week
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 6 months ago
- 清华成绩刮刮乐☆20Feb 17, 2014Updated 12 years ago