jiegec / rocket-chip-vcu128
Run Rocket Chip on VCU128
☆29Updated 3 months ago
Alternatives and similar repositories for rocket-chip-vcu128:
Users that are interested in rocket-chip-vcu128 are comparing it to the libraries listed below
- ☆32Updated last week
- ☆17Updated 2 years ago
- The 'missing header' for Chisel☆18Updated last week
- ☆19Updated 2 years ago
- Implements kernels with RISC-V Vector☆21Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- chipyard in mill :P☆77Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- ☆27Updated 2 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A prototype GUI for chisel-development☆52Updated 4 years ago
- ☆37Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- ☆77Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 3 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated 2 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆14Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 9 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆30Updated 10 months ago
- Open-source non-blocking L2 cache☆35Updated this week