jiegec / rocket-chip-vcu128Links
Run Rocket Chip on VCU128
☆30Updated 8 months ago
Alternatives and similar repositories for rocket-chip-vcu128
Users that are interested in rocket-chip-vcu128 are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- chipyard in mill :P☆78Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Open-source non-blocking L2 cache☆46Updated last week
- The 'missing header' for Chisel☆21Updated 5 months ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- ☆17Updated 3 years ago
- ☆33Updated 5 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆29Updated 5 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆19Updated 4 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- ☆72Updated last week
- Spike with a coherence supported cache model☆13Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- ☆81Updated last year
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- CQU Dual Issue Machine☆37Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago