da-steve101 / binary_connect_cifar
An implementation of a BinaryConnect network for cifar10
☆11Updated 5 years ago
Alternatives and similar repositories for binary_connect_cifar:
Users that are interested in binary_connect_cifar are comparing it to the libraries listed below
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆14Updated 5 years ago
- ☆19Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- MAERI public release☆31Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆70Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆23Updated 3 years ago
- ☆57Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆135Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆27Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A repository containing homework labs for CSE548☆40Updated 7 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆11Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆15Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago