da-steve101 / binary_connect_cifar
An implementation of a BinaryConnect network for cifar10
☆11Updated 5 years ago
Alternatives and similar repositories for binary_connect_cifar:
Users that are interested in binary_connect_cifar are comparing it to the libraries listed below
- ☆14Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- MAERI public release☆31Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Learn NVDLA by SOMNIA☆32Updated 5 years ago
- ☆18Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- Fibertree emulator☆12Updated 3 months ago
- ☆27Updated 5 years ago
- ☆56Updated 4 years ago
- ☆22Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- ☆69Updated 4 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆32Updated 5 years ago
- ☆37Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 9 months ago
- ☆71Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆22Updated 3 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆11Updated 5 years ago
- A repository containing homework labs for CSE548☆40Updated 7 years ago