da-steve101 / binary_connect_cifar
An implementation of a BinaryConnect network for cifar10
☆11Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for binary_connect_cifar
- MAERI public release☆31Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆16Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- ☆13Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆55Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆25Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- ☆69Updated 4 years ago
- ☆27Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆20Updated 2 years ago
- ☆23Updated 3 years ago
- ☆19Updated last week
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- ☆33Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Fibertree emulator☆12Updated 3 weeks ago