da-steve101 / binary_connect_cifarLinks
An implementation of a BinaryConnect network for cifar10
☆11Updated 5 years ago
Alternatives and similar repositories for binary_connect_cifar
Users that are interested in binary_connect_cifar are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Approximate layers - TensorFlow extension☆27Updated 4 months ago
- ☆27Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆72Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- ☆14Updated 5 years ago
- ☆58Updated 5 years ago
- ☆34Updated 6 years ago
- ☆23Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Updated 6 years ago
- ☆33Updated 4 years ago
- first-order deep learning accelerator model☆19Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆37Updated 3 years ago
- ☆14Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- ☆25Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago