da-steve101 / binary_connect_cifar
An implementation of a BinaryConnect network for cifar10
☆11Updated 4 years ago
Related projects: ⓘ
- ☆15Updated 4 years ago
- ☆13Updated 4 years ago
- Approximate layers - TensorFlow extension☆25Updated 4 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- ☆53Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- ☆23Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆27Updated 5 years ago
- MAERI public release☆28Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆11Updated 8 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- ☆20Updated last year
- ☆12Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- ☆67Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆30Updated 5 years ago
- ☆26Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- ☆17Updated last year
- ☆31Updated 3 years ago
- A repository containing homework labs for CSE548☆39Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago